From what I've seen, the one instruction per clock per wavefront rule still applies. A bunch of the wait states listed for prior generations may have been removed due to the addition of the second scalar unit and scheduler. Resources that used to be shared between multiple SIMDs were linked to only one, removing an area of contention between wavefronts.
The various waitcnt scenarios were another category of dependence tracking, and have generally grown in number versus the official table of wait states. However, there are a number of errata concerning instruction combinations or branch scenarios that get cited as requiring NOPs, stalls, or non-dependent instructions for 1-2 cycles for GFX10. AMD labels those bugs, so perhaps RDNA2 fixes them, although the end result for Navi still means wait states.