Nvidia Turing Architecture [2018]

Discussion in 'Architecture and Products' started by pharma, Sep 13, 2018.

Tags:
  1. pixeljetstream

    Newcomer

    Joined:
    Dec 7, 2013
    Messages:
    30
    Likes Received:
    60
    Thought we have solved that on the other forum ;) Since several generations there is no dedicated "shaders" in hw anymore but all vendors use unified approaches. The hw (SM/CU etc.) executes generic shader code from any shader stage.
     
  2. pixeljetstream

    Newcomer

    Joined:
    Dec 7, 2013
    Messages:
    30
    Likes Received:
    60
    Indeed. Imo the feature was very well received among developers, technical material/conference presentations exists and we actively engage with developers. From that point I am not worried.
    Marketing it to consumers is a question of having applications/titles that use the tech. This will take a bit (compared to dxr there is no standard yet) until in actual products. I am used to different timelines, where it takes many years from research until new technologies get adopted for the masses, and some aren't. That is normal and just how it works.
     
    #242 pixeljetstream, Dec 27, 2018
    Last edited: Dec 27, 2018
  3. ToTTenTranz

    Legend Veteran Subscriber

    Joined:
    Jul 7, 2008
    Messages:
    9,307
    Likes Received:
    3,963
    TU102 has 50% more ROPs than TU104.

    The "Mesh Shader" like other shaders is a "program", a piece of code that runs on the shader processors. The "dedicated hardware" for the mesh shader to be possible is mostly giving those shader processors access to the caches in the front end, as well as support for new, dedicated instructions.
    This is just a layman explanation to layman knowledge, though. Others here are probably better suited to explain in more detail.
     
    pixeljetstream and pharma like this.
  4. pixeljetstream

    Newcomer

    Joined:
    Dec 7, 2013
    Messages:
    30
    Likes Received:
    60
    Yes. @ToTTenTranz that's pretty good explanation. Just a clarification about "cache in fronted": there are new instructions to read/write more of the output/input data. For NV architecture, typically stored in L1/SMEM shown in the presentations linked here:

    There is no need for "units" as such, just some hw state to disable the traditional index/vertex fetch given developers fetch all themselves and some new plumbing of data flow in the hw for spawning tasks/mesh warps etc.
     
    #244 pixeljetstream, Dec 27, 2018
    Last edited: Dec 27, 2018
    pharma likes this.
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...