NVidia Ada Speculation, Rumours and Discussion

Discussion in 'Architecture and Products' started by Jawed, Jul 10, 2021.

Tags:
  1. trinibwoy

    trinibwoy Meh
    Legend

    Joined:
    Mar 17, 2004
    Messages:
    12,055
    Likes Received:
    3,109
    Location:
    New York
    Ampere has an over abundance of flops for gaming. It's probably because the memory subsystem can't keep up. It wouldn't make sense to add even more flops to Ada. If SM performance increases significantly it should be "almost" all for RT.
     
  2. Putas

    Regular

    Joined:
    Nov 7, 2004
    Messages:
    737
    Likes Received:
    354
    In that case, we would see bigger differences, for example between 3080 and 3080 12 GB.
     
  3. TopSpoiler

    Newcomer

    Joined:
    Aug 18, 2020
    Messages:
    74
    Likes Received:
    176
    https://chipsandcheese.com/2021/05/13/gpu-memory-latencys-impact-and-updated-test/
    Ampere's small cache and VRAM's latency are the main reasons why performance doesn't scale well enough despite the increased CUDA cores. They inevitably increased the cache size in Ada.
     
    Jawed, Putas, xpea and 2 others like this.
  4. trinibwoy

    trinibwoy Meh
    Legend

    Joined:
    Mar 17, 2004
    Messages:
    12,055
    Likes Received:
    3,109
    Location:
    New York
    I wasn’t referring to VRAM.
     
  5. TopSpoiler

    Newcomer

    Joined:
    Aug 18, 2020
    Messages:
    74
    Likes Received:
    176


    Ada will be more powerful than previously expected..
     
    PSman1700 likes this.
  6. Krteq

    Newcomer

    Joined:
    May 5, 2020
    Messages:
    148
    Likes Received:
    261
    With 600 - 900W TDP I can't see a reason why it wouldn't
     
    TopSpoiler likes this.
  7. PSman1700

    Legend

    Joined:
    Mar 22, 2019
    Messages:
    7,118
    Likes Received:
    3,088
    Kicks like a mule to haters :D
     
  8. xpea

    Regular

    Joined:
    Jun 4, 2013
    Messages:
    551
    Likes Received:
    780
    Location:
    EU-China
    Kopite has good info and a valid source but Lovelace was never a "simple Ampere refresh". The changes that Lovelace carries could not be made half way into the project. I guess Kopite's issue is that he only has a high level overview of future products, which is what Nvidia shows to its partners. Something basic like number of SMs is known a year in advance by people under NDA. But SM deep dive arch and new compute/logic functions are kept very close to Nvidia engineers chest. For example Hopper transformer engine, Asynch tensor thread scheduler and DPX instructions are a close garden of very few inside Nvidia and impossible to leak before announcement.
     
    #548 xpea, Apr 29, 2022
    Last edited: Apr 29, 2022
  9. trinibwoy

    trinibwoy Meh
    Legend

    Joined:
    Mar 17, 2004
    Messages:
    12,055
    Likes Received:
    3,109
    Location:
    New York
    It always amuses me when leakers claim that “plans changed” as if they have perfect information on what those plans are in the first place.
     
  10. PSman1700

    Legend

    Joined:
    Mar 22, 2019
    Messages:
    7,118
    Likes Received:
    3,088
    Await the launch of the new RTX hardware, thats when my quoted line will happen.
     
  11. TopSpoiler

    Newcomer

    Joined:
    Aug 18, 2020
    Messages:
    74
    Likes Received:
    176
    So basically we don't know anything, even though a lot of confidential things has been leaked by hackers.
     
  12. Jawed

    Legend

    Joined:
    Oct 2, 2004
    Messages:
    11,708
    Likes Received:
    2,132
    Location:
    London
    It's like the death of VLIW means nothing.
     
  13. DegustatoR

    Veteran

    Joined:
    Mar 12, 2002
    Messages:
    3,240
    Likes Received:
    3,393
    Kopite7kimi was spot on about initial Ampere lineup high level configurations (missed the doubling of FP32 though) but I think that his sources has gotten rather bad in everything which followed.
    For Lovelace he's just guessing from some high level numbers at the moment IMO.
    With chips supposedly going into tapeouts any day now there's exactly zero chance of them getting any major changes between now and the majority of 2021. It is highly likely that Lovelace lineup was feature locked back in 2020 in fact.
     
    no-X and PSman1700 like this.
  14. PSman1700

    Legend

    Joined:
    Mar 22, 2019
    Messages:
    7,118
    Likes Received:
    3,088
    Leakers have never been all that accurate, some things are a hit some are a miss. Its not really leaking its guesswork. Remember the next-gen console speculation-topic days?
     
  15. TopSpoiler

    Newcomer

    Joined:
    Aug 18, 2020
    Messages:
    74
    Likes Received:
    176
    Saving PAM4 Bus Energy with SMOREs: Sparse Multi-level Opportunistic Restricted Encodings | Research (nvidia.com)

     
    nnunn likes this.
  16. trinibwoy

    trinibwoy Meh
    Legend

    Joined:
    Mar 17, 2004
    Messages:
    12,055
    Likes Received:
    3,109
    Location:
    New York
    I assume kopite is implying that AD102 is more than 18K FP32 CUDA “cores”. Maybe Nvidia doesn’t mind being memory latency bound in games as long as compute bound workloads benefit from the excessive flops. GA102 is a solid 30% faster than Navi 21 in those.

    What are the latest Navi 31 rumors saying? 5120 cores per GCD?
     
    PSman1700 likes this.
  17. techuse

    Veteran

    Joined:
    Feb 19, 2013
    Messages:
    1,424
    Likes Received:
    908
    Are there any compute bound games? What is the most common bottleneck for games if that can be answered.
     
  18. PSman1700

    Legend

    Joined:
    Mar 22, 2019
    Messages:
    7,118
    Likes Received:
    3,088
    As with any game so far, not many use current generation hardware capabilities.
     
  19. techuse

    Veteran

    Joined:
    Feb 19, 2013
    Messages:
    1,424
    Likes Received:
    908
    I'm curious as to what the current bottlenecks are. Bandwidth is commonly mentioned but Nvidia GPUs have consistently scaled better with core OC as opposed to memory since at least Kepler. 3090 has 55% more compute and 83% more bandwidth while a 6900 has 30% more texel rate and 50% more pixel fill. Infinity Cache eats into the bandwidth advantage but not completely.
     
  20. Silent_Buddha

    Legend

    Joined:
    Mar 13, 2007
    Messages:
    19,418
    Likes Received:
    10,311
    Seems to be what rumors say with Navi 31 having 3 GCD's for up to 15,360 cores.

    AMD's next-gen GPUs may deliver 130% performance jump | Digital Trends

    That article appears to be using Moore's Law Is Dead as its source.

    Regards,
    SB
     
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...