NEC Electronics on Xenos (downspec in dice interconnect bandwidth?)

Discussion in 'Console Technology' started by one, Oct 9, 2005.

  1. pakpassion

    Banned

    Joined:
    Oct 7, 2005
    Messages:
    167
    Likes Received:
    2
    whoa i cant believe even after what dave said you still think there is a downgrade. somehow i feel people are wishing there is one.
     
  2. Alpha_Spartan

    Regular

    Joined:
    May 26, 2005
    Messages:
    559
    Likes Received:
    10
    This thread was a failure.
     
  3. one

    one Unruly Member
    Veteran

    Joined:
    Jul 26, 2004
    Messages:
    4,838
    Likes Received:
    167
    Location:
    Minato-ku, Tokyo
    Dave is not the manufacturer of the chip :wink: Why not contact NEC Electronics if you believe it's a typo? What NEC is concerned with is only Xenos, not Xbox 360 as a whole system, so it's unlikely that they confused it with the UMA RAM bandwidth.
     
  4. pakpassion

    Banned

    Joined:
    Oct 7, 2005
    Messages:
    167
    Likes Received:
    2
    but dave has contacts inside ATI which has manufactured the graphics card with MS. so I dunno why you believe this is not a typo, or is it that you want it to be downspecced:wink:
     
  5. one

    one Unruly Member
    Veteran

    Joined:
    Jul 26, 2004
    Messages:
    4,838
    Likes Received:
    167
    Location:
    Minato-ku, Tokyo
    Please read my 1st post in this thread which explains why I don't think it's a typo :roll:

    Aside from futile exchange like this and "LSI circuit" terminology, even though it can be 22.4GB/s it doesn't necessarily mean the parent die clock was synchronized to 32GB/s and was downclocked. As the article says it uses flip chip which may affect only the bandwidth. Please correct me if this doesn't make sense.
     
  6. pakpassion

    Banned

    Joined:
    Oct 7, 2005
    Messages:
    167
    Likes Received:
    2

    first of all that logic doesnt make sense. NEC never said they reviewed the article they only said instead of it being NEC which provided the information, it was Microsoft. NEC only made the EDRam, it didnt make the connection between the EDRam and the ATI Manufactured Chip. Thats all NEC were providing. All Information that NEC do know is about the EDRAm chip, now how fast or how slow its connected to other chips or atleast they dont have the authority to know. so it must be a Mistake from MS as ATI has already said its 32 GB/s. No one from Microsoft was available to comment. right?
     
  7. one

    one Unruly Member
    Veteran

    Joined:
    Jul 26, 2004
    Messages:
    4,838
    Likes Received:
    167
    Location:
    Minato-ku, Tokyo
    You are wrong. NEC Electronics developed the SiP design and manufactures the daughter die. Then according to Dave, IIRC, ASE does packaging of those 2 dice for MS.
     
  8. pakpassion

    Banned

    Joined:
    Oct 7, 2005
    Messages:
    167
    Likes Received:
    2

    what you just said goes against what NEC said in correction:


    """"Though we first wrote "The work for making them in SiP is done by NEC" in this article by an interview at the event, we were informed by NEC Electronics that it's actually done by Microsoft. The article was changed according to this information."""""

    The correction says the SIP is done by Microsoft according to the correction statement. so NEC only manufactured the EDRam (daugher die) it didnt seem to have a part in how fast that daughter die connects to the main GPU.
     
  9. one

    one Unruly Member
    Veteran

    Joined:
    Jul 26, 2004
    Messages:
    4,838
    Likes Received:
    167
    Location:
    Minato-ku, Tokyo
    Eh, perhaps my translation was a bit vague, so if you mistook it sorry. The SiP design per se was developed by NEC which is clear in the first sentence in the article with NEC as the subject in the original text, and it should have been translated like "the actual packaging operations are being done" at MS/ASE. Also, the title of the article is "NEC Electronics Developed SiP of DRAM-Embedded LSI and Graphics LSI for XBOX 360" which is not changed.
     
    #89 one, Oct 11, 2005
    Last edited by a moderator: Oct 11, 2005
  10. pakpassion

    Banned

    Joined:
    Oct 7, 2005
    Messages:
    167
    Likes Received:
    2
    so the correction is either wrong of Nikkie Japan didnt edit thier Title
     
  11. one

    one Unruly Member
    Veteran

    Joined:
    Jul 26, 2004
    Messages:
    4,838
    Likes Received:
    167
    Location:
    Minato-ku, Tokyo
    Well it's not like dumb gaming magazine for kids. It's one of the biggest electronics industry papers talking with the chip manufacturers.
     
  12. pakpassion

    Banned

    Joined:
    Oct 7, 2005
    Messages:
    167
    Likes Received:
    2
    (System in Package) A complete system packaged in one housing. A SiP contains several ICs (chips) including a microprocessor on a single substrate such as ceramic or laminate. A SiP is really a multichip module (MCM) that contains all the parts of a complete system. The SiP term was first used by Amkor Technology in the late 1990s and not trademarked in order to encourage its use worldwide.

    SiP thus doesnt apply to NEC because NEC only designed the EDRAM and no other component of the Xenos. There are innumerable articles about that.
     
  13. MrSingh

    Newcomer

    Joined:
    Feb 9, 2002
    Messages:
    154
    Likes Received:
    1
    Location:
    Tokyo
  14. darkblu

    Veteran

    Joined:
    Feb 7, 2002
    Messages:
    2,642
    Likes Received:
    22
    so NEC manufactured the edram die but they don't know what speed it connects to the GPU (regardless of who designed the SIP interconnects)..

    jeasus freakin christ.. pakpassion, how old are you?

    ok, this discussion passed the point of sanity long time ago (about the time powderkeg invented the 'LSI part of the chip' nonsense)

    to all the xbox f*boys posting in this thread trying desperately to disprove the article in any possible half-wit way, here's a multiple choice for you:

    a) the number in the article is a typo
    b) that's the bw in one direction only (though the edram in this case would likely need to be dual-ported, etc)
    c) the edram daughter part was indeed downclocked, the GPU may or may not have been downclocked.

    pick one of the above according to your taste and stick to it.
    any other explanation you may come up with, dream about, or devise while sitting on the toilet is a product of your wishful thinking. show some freakin maturity, or don't post here (not posting about things you don't understand is also mature). for your own sake.

    anyway, that's my last post in this insane thread. have a good night.
     
    #94 darkblu, Oct 11, 2005
    Last edited by a moderator: Oct 11, 2005
    Phil likes this.
  15. one

    one Unruly Member
    Veteran

    Joined:
    Jul 26, 2004
    Messages:
    4,838
    Likes Received:
    167
    Location:
    Minato-ku, Tokyo
    So? I have no idea why you stick to that argument about SiP as the bus bandwidth can't be isolated from what's connected.

    Unless confirmed otherwise by related parties.
     
  16. pakpassion

    Banned

    Joined:
    Oct 7, 2005
    Messages:
    167
    Likes Received:
    2
    well looking at the ATI slides from the Xenos article. it gives ample proof that the article is a typo
     
  17. scooby_dooby

    Legend

    Joined:
    May 28, 2005
    Messages:
    8,563
    Likes Received:
    145
    Location:
    E-town, Alberta
    deleted
     
    #97 scooby_dooby, Oct 11, 2005
    Last edited by a moderator: Oct 11, 2005
  18. Shifty Geezer

    Shifty Geezer uber-Troll!
    Moderator Legend

    Joined:
    Dec 7, 2004
    Messages:
    44,106
    Likes Received:
    16,898
    Location:
    Under my bridge
    There's no point assuming anything. We have two conflicting specifications. We have an amount of evidence that we can call upon to consider. Under the weight of evidence it would seem that this 22.4 GB/s figure is a numerical inaccuracy, but cannot be proven either way. So until the machine is out you have the option to believe in one or other figure, or take a totally neutral stance and see what happens. Believing that the interconnect bus is 32 GB/s isn't going to make it 32 GB/s, not the ame wth 22.4 GB/s. The interconnect speed is whatever it is made to be regradless of what people believe it will be.

    As there's no way of knowing, short of stealing a few XB360's and dissecting them, all we can do is add more information regards these techs to our knowledge base and see which pieces fit an overall picture best, to aid our best guesses. This NEC news is just as relevant as any other in worth of being considered and one, who is an excellent source of info from Japan, did right to communicate it and let us enjoy are speculative pasttime.
     
  19. MrSingh

    Newcomer

    Joined:
    Feb 9, 2002
    Messages:
    154
    Likes Received:
    1
    Location:
    Tokyo
    let's not speculate. let's just say NEC is right. this thread is a waste of time.
     
  20. Guden Oden

    Guden Oden Senior Member
    Legend

    Joined:
    Dec 20, 2003
    Messages:
    6,201
    Likes Received:
    91
    With posts like that, it certainly will be. :roll:
     
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...