Perhaps they mean 4 ops being MUL4, ADD4, MUL1 and ADD1.
Which NVidia terminology is that? If you counted vector components separately, that would be 158 ALU ops already for NV40.Jawed said:192 ops per cycle in NVidia terminology.