AMD: R9xx Speculation

Discussion in 'Architecture and Products' started by Lukfi, Oct 5, 2009.

  1. Mintmaster

    Veteran

    Joined:
    Mar 31, 2002
    Messages:
    3,897
    Likes Received:
    87
    We went ~8 years with one tri per clock (I think R300 was the first with that), so I don't think 2 tris per clock is going to be a problem anytime soon. Considering setup scaling issues and lower core clock speed of GF100/110, Cayman's real world disadvantage should be minimal.
     
  2. EduardoS

    Newcomer

    Joined:
    Nov 8, 2008
    Messages:
    131
    Likes Received:
    0
    Still cheap, maybe 2 million transtistors or so, compare that to the 2 billion transistors those chips have.
     
  3. mczak

    Veteran

    Joined:
    Oct 24, 2002
    Messages:
    3,022
    Likes Received:
    122
    That's pretty interesting (though not really thread-relevant I admit), contradicting these results http://www.beyond3d.com/content/reviews/55/11 - would also mean the conclusion how int math is implemented would be wrong.
     
  4. hoom

    Veteran

    Joined:
    Sep 23, 2003
    Messages:
    3,261
    Likes Received:
    813
    2million * 1920 = 3.84billion
     
  5. EduardoS

    Newcomer

    Joined:
    Nov 8, 2008
    Messages:
    131
    Likes Received:
    0
    2 million for the 1920 adders, not for one.
     
  6. hoom

    Veteran

    Joined:
    Sep 23, 2003
    Messages:
    3,261
    Likes Received:
    813
    1000 transistors each? :roll: I don't think so.
     
  7. neliz

    neliz GIGABYTE Man
    Veteran

    Joined:
    Mar 30, 2005
    Messages:
    4,904
    Likes Received:
    23
    Location:
    In the know
    Yes, very.
     
  8. Kaotik

    Kaotik Drunk Member
    Legend

    Joined:
    Apr 16, 2003
    Messages:
    10,244
    Likes Received:
    4,465
    Location:
    Finland
  9. Alexko

    Veteran Subscriber

    Joined:
    Aug 31, 2009
    Messages:
    4,541
    Likes Received:
    964
    I don't know that for a fact, but since the presentation doesn't give detailed specs (no exact shader count, BW, clocks, power) I'm thinking there might be two distinct dates, one for an architecture reveal and one for benchmarks and precise specs.

    It could be just AMD trying to avoid leaks, though.

    Edit: oh, just saw Neliz's post.
     
  10. ZerazaX

    Regular

    Joined:
    Oct 29, 2007
    Messages:
    280
    Likes Received:
    0
    It appears pretty simple actually:

    the leaked presentation is dated October 2010 at the bottom, with NDA date of 11/22

    We know that things were delayed/pushed back, and the NDA was apparently pushed as well. If we look at the leaked 6990 slide, if true, they held another presentation November 18, 2010... where the specs were probably revealed.

    So the TBD specs were likely meant to be disclosed far later (11/18) near launch, but since the cards were pushed back a couple of weeks, the official specs and changes remain under NDA
     
  11. Gipsel

    Veteran

    Joined:
    Jan 4, 2010
    Messages:
    1,620
    Likes Received:
    264
    Location:
    Hamburg, Germany
    Because the slides were put together in a hurry?
    Why do they contain the same error (actually is it open to interpretation, it's just not precise) as the Cypress launch presentation slides (implying it can do 2 DP muls, while it can do really 2 adds or 1 mul in DP)? That was only corrected in later slides, but obviosly they used some cut'n paste from older ones.
    FMA?
     
  12. Jawed

    Legend

    Joined:
    Oct 2, 2004
    Messages:
    11,708
    Likes Received:
    2,132
    Location:
    London
    Remember that single precision FMA only exists where double precision exists (which always has FMA).

    Separately my theory is that 32-bit int ADD per lane is possible because exponent processing requires addition, so the combination of mantissa and exponent processing delivers the requisite 32-bit capability for integer ADD (with a bit carried from mantissa into exponent, i.e exponent handles the upper 8 bits).
     
  13. Mintmaster

    Veteran

    Joined:
    Mar 31, 2002
    Messages:
    3,897
    Likes Received:
    87
    When all the big space consumers (data routing, flow control, registers, pipelining, etc) are already in place, and you have 24 bit adders, yeah, marginal cost should be less than that. 8 more full adders will need under 150 trannies, and since it's got as much time to finish as a FP32 MAD you don't need any carry lookahead.

    Raw math is a lot cheaper than you think.
     
  14. Megadrive1988

    Veteran

    Joined:
    May 30, 2002
    Messages:
    4,723
    Likes Received:
    242
    Based on what's known about Cayman now, is it disappointing, good, or better than expected?
     
  15. fellix

    Veteran

    Joined:
    Dec 4, 2004
    Messages:
    3,552
    Likes Received:
    514
    Location:
    Varna, Bulgaria
    Well, the doubled triangle setup rate was more or less expected -- probably nothing less that that, in the face of Fermi's geometry showcase. But I guess the 32nm cancellation broke a lot of the more optimistic expectations across the board.
     
  16. Pressure

    Veteran

    Joined:
    Mar 30, 2004
    Messages:
    1,655
    Likes Received:
    593
    I'd say 1920 shaders (4D arch) is exactly what people expected, although the memory bandwidth seems a bit low if the computational power went up by the amounts we hope.
     
  17. UniversalTruth

    Veteran

    Joined:
    Sep 5, 2010
    Messages:
    1,747
    Likes Received:
    22
    I don't think both AMD and nVidia can rely forever on pouring more and more raw power and on new technology processes. So they have to improve their architectures in order to offer more performance. According to me Cayman is what is expected paper specification wise, but, I honestly hope that it will not show disappointing* real world performance...


    *something similar to the one-year-old Hemlock. :twisted:
     
  18. no-X

    Veteran

    Joined:
    May 28, 2005
    Messages:
    2,451
    Likes Received:
    471
    Pressure: considering the 6990 slide is a fake, it isn't publicly known how fast GDDR5 modules will be used...

    Megadrive1988: Improved ROPs, CSAA and power management at this level are all unexpected things...
    "Not-decoupled" TMUs means, that the GPU hasn't 5:1 ALU:TEX, so it will have more texturing power, than expected. I'd say it's quite positive - not breathtaking, but slightly more positive, than expected.
     
  19. UniversalTruth

    Veteran

    Joined:
    Sep 5, 2010
    Messages:
    1,747
    Likes Received:
    22
    Slightly off, but, do we expect Cayman to be able to run 3D Mark 2011 smoothly? And, one more thing. WTH does that stupid physics test in it? Is it strictly nVidia oriented or this physics is anything different?
     
  20. tannat

    Newcomer

    Joined:
    Dec 26, 2009
    Messages:
    61
    Likes Received:
    0
    Location:
    Malmö
    The physics test will be bullet based I think.
     
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...