I wonder how much die area is required for each HBM memory controllers on the SoC itself. The first HBM products coming out right now have a large die, very high end stuff, and they have only 4 stacks.
The Fiji die shot indicated about 11mm^2 for each 1024-bit connection?