So does the 40nm Cayman have significant amounts of hardware disabled? Obviously there is some redundancy in there of course, but reading how it was a 32nm design makes me think that it could be like Fermi and have some extra disabled hardware to make it a more manufacturable giant chip. Especially since the 32nm design was said to have been planned with more shaders and redesign is awfully time intensive.