NVidia Tegra ULP GeForce Speculation

Discussion in 'Mobile Graphics Architectures and IP' started by TimothyFarrar, Feb 13, 2009.

  1. TimothyFarrar

    Regular

    Joined:
    Nov 7, 2007
    Messages:
    427
    Likes Received:
    0
    Location:
    Santa Clara, CA
    As for small triangles, I wonder what SGX is doing different than the MBX to improve peak tri rates per MHz?

    I thought that the MBX was a 32x32 pixel tile size with a parallel 32x1 pixel tile line of parallel triangle equation and depth test per clock. Also I thought the peak rates on some white paper were in the order of 7 Mtri/sec at 200 MHz, which is about one triangle every 32 clocks. So perhaps every triangle regardless of size runs through the full 32x32 pixels per tile for triangle equation and depth test.

    Isn't SGX to be on the order of up to 16 or so times the peak triangle throughput of the MBX per MHz? So do they now process any triangle per clock for triangle equ/visibility, and likely a block of pixels rather than a tile scanline?
     
  2. Simon F

    Simon F Tea maker
    Moderator Veteran

    Joined:
    Feb 8, 2002
    Messages:
    4,563
    Likes Received:
    171
    Location:
    In the Island of Sodor, where the steam trains lie
    a) MBX doesn't do that and b) I'm not sure the tile size is that large on MBX.
     
  3. Ailuros

    Ailuros Epsilon plus three
    Legend Subscriber

    Joined:
    Feb 7, 2002
    Messages:
    9,511
    Likes Received:
    224
    Location:
    Chania
    Yep. The problem is that they don't mention die sizes anymore for MBX.

    I'd guess that MBX might work with 32*16 tiles.
     
    #23 Ailuros, Mar 4, 2009
    Last edited by a moderator: Mar 4, 2009
  4. Lazy8s

    Veteran

    Joined:
    Oct 3, 2002
    Messages:
    3,100
    Likes Received:
    19
    Not 32x8?

    I figured Series5XT was where the size was bumped to 32x16.
     
  5. Grumpy

    Newcomer

    Joined:
    May 4, 2006
    Messages:
    18
    Likes Received:
    0
    Location:
    A cold place
    I thought the 543 was 32x32 and everything prior to that was 32x16
     
  6. Ailuros

    Ailuros Epsilon plus three
    Legend Subscriber

    Joined:
    Feb 7, 2002
    Messages:
    9,511
    Likes Received:
    224
    Location:
    Chania
    Well it's definitely smaller than 32*32. Also are you sure you'd want fixed (macro or micro) tile sizes for something like Series5XT?

     
  7. rpg.314

    Veteran

    Joined:
    Jul 21, 2008
    Messages:
    4,298
    Likes Received:
    0
    Location:
    /
    Does anyone here know anything about the GPU core in Tegra2? Any hints, info, rumours, speculation ....
     
  8. Ailuros

    Ailuros Epsilon plus three
    Legend Subscriber

    Joined:
    Feb 7, 2002
    Messages:
    9,511
    Likes Received:
    224
    Location:
    Chania
    Well it's definitely neither a GeForce 6 nor GeForce 9 equivalent as BSN is mentioning.
     
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...