Vega only tried that with L2-Cache and with L1 Data/Instruction Caches, which are shared between 3 instead of 4 CUs now. But they said, the latter at least was done not to increase cache capacity per CU but to improve signalling and help keeping the clocks high. Registers and (most) things inside the CUs stayed constant in this regard.