AMD Vega 10, Vega 11, Vega 12 and Vega 20 Rumors and Discussion

Discussion in 'Architecture and Products' started by ToTTenTranz, Sep 20, 2016.

  1. DavidGraham

    Veteran

    Joined:
    Dec 22, 2009
    Messages:
    2,773
    Likes Received:
    2,560
  2. Malo

    Malo Yak Mechanicum
    Legend Veteran Subscriber

    Joined:
    Feb 9, 2002
    Messages:
    7,029
    Likes Received:
    3,101
    Location:
    Pennsylvania
    Kej, pharma, Grall and 1 other person like this.
  3. xEx

    xEx
    Regular Newcomer

    Joined:
    Feb 2, 2012
    Messages:
    939
    Likes Received:
    398
    Time may not be the problem but resources or maybe it's something critical is broken very deep.
     
  4. Grall

    Grall Invisible Member
    Legend

    Joined:
    Apr 14, 2002
    Messages:
    10,801
    Likes Received:
    2,172
    Location:
    La-la land
    Did they have the money/resources though? Who knows. It could also be that the hardware is functional as designed, but it's a shitty implementation and it's not really doing much of anything compared to the additional power it draws, leading to a near-zero sum game.
     
  5. MDolenc

    Regular

    Joined:
    May 26, 2002
    Messages:
    690
    Likes Received:
    425
    Location:
    Slovenia
    Which hardware is responsible for people drawing 1:1 or better parallels with NV without knowing details about either NV approach or DSBR and their edge cases? I mean Vega does support ROV which does need some "draw stream binning". So that part works but the rest is sort of dead?
    It's the expectations that were set up.
     
    pharma likes this.
  6. DrYesterday

    Newcomer

    Joined:
    Jan 8, 2013
    Messages:
    32
    Likes Received:
    18
    What happened to Instinct MI25? Announced in Q2, said it would ship in Q3. Haven't heard anything about it.
     
  7. Arnold Beckenbauer

    Veteran

    Joined:
    Oct 11, 2006
    Messages:
    1,415
    Likes Received:
    348
    Location:
    Germany
  8. Geeforcer

    Geeforcer Harmlessly Evil
    Veteran

    Joined:
    Feb 6, 2002
    Messages:
    2,297
    Likes Received:
    464
    It's funny that no matter how little sense the rumor makes, how flimsy the "blurry-Bigfoot" level "evidence" is or how firm and definitive denials from both companies are, it comes back with consistent regularity.
     
  9. 3dilettante

    Legend Alpha

    Joined:
    Sep 15, 2003
    Messages:
    8,122
    Likes Received:
    2,873
    Location:
    Well within 3d
    It could be a more complicated issue than a silicon fix or correction for errata, if there is some design element or system function that did not meet reality the way AMD expected. Not really knowing how AMD's changed geometry stages or hardware look or changed, it may be that Vega's initial implementation has design points that are logically correct but practically counterproductive.
    An extreme form of this would be the hobbled implementation of x87 floating point, which remained effectively hobbled over multiple generations and ISA revisions.

    Does ROV require DSBR? For what it's worth, the feature was listed as being enabled for DX12 while DSBR was publicly a no-show.
    If the POPS-related instructions in the Vega ISA are how ROV is implemented, it may be overlaid on the GDS-based ordered count functionality and messaging instructions, although how exactly the counters are used or the values are consumed is unclear from what I tried to glean from the ISA document.
     
  10. Bondrewd

    Regular Newcomer

    Joined:
    Sep 16, 2017
    Messages:
    520
    Likes Received:
    239
    I sincerely doubt they would talk (as in admitting it exists) about it if it's so fundamentally broken respin can't fix it.
     
  11. 3dilettante

    Legend Alpha

    Joined:
    Sep 15, 2003
    Messages:
    8,122
    Likes Received:
    2,873
    Location:
    Well within 3d
    Vega 10 was supposedly taped out and had been privately demoed before the initial feature disclosure, and it has continued to be marketed with the feature in the the Vega whitepaper. The posited scenario has them disclosing features for and then selling something they knew was fundamentally broken silicon. That hardware failure would be baked in for any Vega 10 products in the wild, so I'm not sure how such an action wouldn't be as serious an overreach.
    If they thought a respin could fix it, they wouldn't have sold the buggy silicon marketed with it.

    To provide another example, AMD Jaguar was marketed with a fully-fledged turbo function when it was introduced as a client product and in the consoles on 28nm TSMC. In the end, the marketed range would not materialize until the design was reimplemented at another foundry significantly later, which is a bigger jump than a respin.

    AMD's continuing to go through the motions for the products on sale makes me think there's enough there that functions correctly, or their level of desperation is worse than I've assumed.
     
  12. Bondrewd

    Regular Newcomer

    Joined:
    Sep 16, 2017
    Messages:
    520
    Likes Received:
    239
    Why would they ever be desperate when anything Zen is printing money?
    TSMC and fucked up (at least in some way) nodes was a synonym before 16FF.
     
  13. 3dilettante

    Legend Alpha

    Joined:
    Sep 15, 2003
    Messages:
    8,122
    Likes Received:
    2,873
    Location:
    Well within 3d
    The implication that AMD is marketing primitive shaders in tandem with Vega 10 products that cannot use the functionality without a respin--meaning existing products are malfunctioning--is that they are actively lying to buyers (and investors). Is there some other motivation?
    Even if Zen is printing money, which we'll have to wait some quarters to be sure actually happens in a sustainable fashion, that won't change that the RTG cannot justify a significant failure to demonstrate results with the revenues of a different product division.

    AMD still marketed a feature that could not be salvaged with a respin, so it serves as a counterexample to the idea that every failure to meet marketing is a respin away from happening.
     
  14. Bondrewd

    Regular Newcomer

    Joined:
    Sep 16, 2017
    Messages:
    520
    Likes Received:
    239
    Most such failures are respin, maybe relayout away from happening. Even Fermi was salvaged after missing clock targets by what, 20%?
    Yes, that's why it's not happening. They won't market something so crucial being fundamentally broken.
     
  15. DrYesterday

    Newcomer

    Joined:
    Jan 8, 2013
    Messages:
    32
    Likes Received:
    18
    Whats the story with Radeon Pro WX 9100 and Radeon Pro SSG? Planned availability was September 13. Are these delayed, cancelled or silently released?
     
  16. Bondrewd

    Regular Newcomer

    Joined:
    Sep 16, 2017
    Messages:
    520
    Likes Received:
    239
    Aren't they available for several OEM systems right now?
    I can think RS1, RS2, and something else i totally forgot about.
     
  17. 3dilettante

    Legend Alpha

    Joined:
    Sep 15, 2003
    Messages:
    8,122
    Likes Received:
    2,873
    Location:
    Well within 3d
    What features was Fermi missing, and did Fermi's clock speeds not match the specs on the sales lists?

    Respins do not propagate to products already sold, which are still actively marketed as being capable of using this tech.
     
  18. Bondrewd

    Regular Newcomer

    Joined:
    Sep 16, 2017
    Messages:
    520
    Likes Received:
    239
    That's why I imply it's not broken, hardware-wise.
    At all.
     
  19. 3dilettante

    Legend Alpha

    Joined:
    Sep 15, 2003
    Messages:
    8,122
    Likes Received:
    2,873
    Location:
    Well within 3d
    I provided examples of features that were actively marketed whose issues went beyond just the logical correctness of silicon.

    Reimplementation, architectural changes, and/or eventual replacement were needed to resolve them. The x87 problems are an example of set of fundamental design missteps that allowed for a functional product with serious utilization deficiencies, whereas the Jaguar issue is ambiguous as to whether there were errata or other issues beyond the logic layer that made turbo inconsistent outside of some limited circumstances.

    x87's designers pinned their hopes on software handlers that never came, but that particular realization took some time.
    Jaguar's architectural disclosure and subsequent product issues coincided with some relatively late-stage and disruptions whose level of intractability may not have been clear until later.

    Complex functionality with unexplored corner cases the designers presumed could be handled, or late disruption that proves more difficult to recover from than expected can cause otherwise valid functionality to fall short of what is needed.
     
    Malo, pharma and DavidGraham like this.
  20. Bondrewd

    Regular Newcomer

    Joined:
    Sep 16, 2017
    Messages:
    520
    Likes Received:
    239
    Yes, but here we have fundamental uArch feature being marketed despite being possibly broken down to hardware level. It's not FP coprocessing or turbo misses, it's something fundamental for Vega to be competetive.
    Llano backfired on AMD hard enough already for them not to market something fundamentally broken that will take a few years to fix.
     
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...