Other papers related to the CELL processor on schedule include "A Double-Precision Multiplier with Fine-Grained Clock-Gating Support for a First-Generation CELL Processor" (session code 20.3) by IBM, and "Clocking and Circuit Design for a Parallel I/O on a First-Generation CELL Processor" (session code 28.9) by Rambus Inc and Stanford University of the US.
Toshiba Cell ALU to work at 2x its mhz clock
- Thread starter Nyo_S23
- Start date
