What is the Z-Cache?

Discussion in 'Architecture and Products' started by ultrafly, Mar 6, 2003.

  1. ultrafly

    Newcomer

    Joined:
    Oct 9, 2002
    Messages:
    56
    Likes Received:
    0
    Location:
    ShenZhen,China
  2. K.I.L.E.R

    K.I.L.E.R Retarded moron
    Veteran

    Joined:
    Jun 17, 2002
    Messages:
    2,952
    Likes Received:
    50
    Location:
    Australia, Melbourne
    Where z info is stored for fast fetching. :)
     
  3. ultrafly

    Newcomer

    Joined:
    Oct 9, 2002
    Messages:
    56
    Likes Received:
    0
    Location:
    ShenZhen,China
    How many bytes in the Z-Cache?
     
  4. Dave H

    Regular

    Joined:
    Jan 21, 2003
    Messages:
    564
    Likes Received:
    0
    Detailed info like cache sizes tends to be kept secret with GPUs. Stupid, IMO, but what can you do?
     
  5. ultrafly

    Newcomer

    Joined:
    Oct 9, 2002
    Messages:
    56
    Likes Received:
    0
    Location:
    ShenZhen,China

    The z-cache only store the z info.
    The effect of the z-cache should be only in z-clear and z-test.
    Why improved Z-Cache can optimize stencil-buffer operation?
     
  6. Dave Baumann

    Dave Baumann Gamerscore Wh...
    Moderator Legend

    Joined:
    Jan 29, 2002
    Messages:
    14,079
    Likes Received:
    648
    Location:
    O Canada!
    They are talking about the Hierarcical-Z buffer, which is actully stored on chip.
     
  7. Dave H

    Regular

    Joined:
    Jan 21, 2003
    Messages:
    564
    Likes Received:
    0
    Z and stencil info are stored together: one 32 bit word has 24 bits devoted to z and 8 bits devoted to stencil.

    But in any case, it appears that Tom got it wrong and that the z/stencil related improvement with 9800 is that it can enable all the z-optimizations (early z reject, hierarchical z) when doing depth-fail rendering (ala the stencil shadowing pass on Doom 3). So if that's the case it really has nothing to do with the cache anyways.

    (edit: as Wavey points out, Hierarchical Z is a sort of cache. But the point is that the improvement is algorithmic in nature, so describing it as a cache improvement is a little odd.)
     
  8. ultrafly

    Newcomer

    Joined:
    Oct 9, 2002
    Messages:
    56
    Likes Received:
    0
    Location:
    ShenZhen,China
    cache or mem?
     
  9. demalion

    Veteran

    Joined:
    Feb 7, 2002
    Messages:
    2,024
    Likes Received:
    1
    Location:
    CT
    The phrasing seems suitable to me, since both the data handling and the actual physical layout of data storage are represented in the hardware and can be called the "Z cache", or whatever term is most suitable. Since one or both has changed, it isn't (IMO) off-base like certain other comments that particular site might have made in the past and might continue to make.

    I haven't read the article, however, so I don't know if there is something beyond that quote that might warrant correction.
     
  10. ultrafly

    Newcomer

    Joined:
    Oct 9, 2002
    Messages:
    56
    Likes Received:
    0
    Location:
    ShenZhen,China
    Your means that the R9700 disable the z-optimizations (early z reject, hierarchical z) when doing depth-fail rendering?
     
  11. DeanoC

    DeanoC Trust me, I'm a renderer person!
    Veteran Subscriber

    Joined:
    Feb 6, 2003
    Messages:
    1,469
    Likes Received:
    185
    Location:
    Viking lands
    IIRC so does GFFX, so far R9800 is the only one.
     
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...