Toshiba's reengineered Cell SPU

Discussion in 'CellPerformance@B3D' started by one, Jun 16, 2007.

  1. one

    one Unruly Member
    Veteran

    Joined:
    Jul 26, 2004
    Messages:
    4,823
    Likes Received:
    153
    Location:
    Minato-ku, Tokyo
    On June 14th Toshiba did this presentation at 2007 VLSI Symposia.
    http://www.vlsisymposium.org/circuits/cir_abstract/5-4.htm
    http://www.vlsisymposium.org/circuits/technical.html
    According to Tech-On report, this automatically compiled/designed version is 30% smaller than the original SPU but 10% slower. The 4Ghz clockspeed seems unusually high for this kind of synthesizable chip.
     
  2. Shifty Geezer

    Shifty Geezer uber-Troll!
    Moderator Legend

    Joined:
    Dec 7, 2004
    Messages:
    40,330
    Likes Received:
    10,660
    Location:
    Under my bridge
    That's all very well and good, but when in the blazes are Toshiba going to use these Cell processors they've spent years working on in any products?!
     
  3. patsu

    Legend

    Joined:
    Jun 25, 2005
    Messages:
    27,614
    Likes Received:
    60
    I remember reading on the cbe-oss-dev mailing list that Celleb (Toshiba's Cell reference platform) was rolled into kernel 2.6.20 2 months ago. So hopefully it's close... 1 more year ? :p
     
  4. Farid

    Farid Artist formely known as Vysez
    Veteran Subscriber

    Joined:
    Mar 22, 2004
    Messages:
    3,844
    Likes Received:
    106
    Location:
    Paris, France
  5. abi.allan

    Newcomer

    Joined:
    Oct 31, 2008
    Messages:
    1
    Likes Received:
    0
    cool links
    :smile:
     
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...