Micron's memory cube supposedly in 2013

Discussion in 'Console Technology' started by Infinisearch, Apr 22, 2013.

  1. Infinisearch

    Veteran Regular

    Joined:
    Jul 22, 2004
    Messages:
    739
    Likes Received:
    139
    Location:
    USA
  2. almighty

    Banned

    Joined:
    Dec 17, 2006
    Messages:
    2,469
    Likes Received:
    5
    8Gb at 320Gb/s... Mmmmm..
     
  3. Infinisearch

    Veteran Regular

    Joined:
    Jul 22, 2004
    Messages:
    739
    Likes Received:
    139
    Location:
    USA
    And they're comparing it to DDR3 so i think that bandwidth is for a single 64bit channel. It also says 70% less power consumption.
     
  4. XpiderMX

    Veteran

    Joined:
    Mar 14, 2012
    Messages:
    1,768
    Likes Received:
    0
    Anyone know why MS quit the hmc consortium?
     
  5. SlickShoesRUCrazy

    Newcomer

    Joined:
    Sep 24, 2012
    Messages:
    97
    Likes Received:
    0
    probably won't be ready in time for the Durango to be rtm'd
     
  6. MrFox

    MrFox Deludedly Fantastic
    Legend Veteran

    Joined:
    Jan 7, 2012
    Messages:
    5,430
    Likes Received:
    3,932
    They joined mid-2012, that's very late for anything related to the xbox (the SoC needs to be designed to use this technology). Also I can't believe they could completely redesigned Durango to use something else just 6 months later when they left either. My guess is that it was considered only for tablet and stuff, not Durango.

    The weird thing is that most companies that could use this for GPU cards and console SoC, are completely missing from the list of partners. No Intel, no AMD, no Nvidia. I'm hoping it's because they all decided to go the HBM route in the future.
     
  7. dobwal

    Veteran

    Joined:
    Oct 26, 2005
    Messages:
    4,998
    Likes Received:
    1,010
    Well AMD had been sponsoring the research of stack memory on their own a few years back. What I find amusing is that the researcher used a Nvidia gpu paired with a stack memory configuration of 4GB of GDDR5 (600 GBs).

    The researcher even has a paper of a hybrid memory system for a gpu with varying small amounts of NVRAM (1MB...1GB) interfaced with VRAM and both are interfaced with a memory controller. Look similar to Durango's setup but the NVRAM is off chip and could only read from the VRAM at 10 GBs.
     
  8. MfA

    MfA
    Legend

    Joined:
    Feb 6, 2002
    Messages:
    6,776
    Likes Received:
    470
    Meh, colour me not impressed. I was hoping for order of magnitude gains with DRAM connected to logic through wide-IO, either through TSV or silicon interposer, this is incremental ... the interface is relatively narrow, connected through bond wires and designed for normal substrates and PCBs.
     
  9. MrFox

    MrFox Deludedly Fantastic
    Legend Veteran

    Joined:
    Jan 7, 2012
    Messages:
    5,430
    Likes Received:
    3,932
    That explains why the companies on-board are only server and networking equipment makers (must be important for high-end routers, I see my favorite company in the list), and there are also cellphone SoC manufacturers, so portable is a future target, or at least it got these companies interested, that doesn't mean they have anything planned though.

    For GPU and Consoles, an AMD presentation have shown slides about using HBM in the future, which makes sense to me because it's a JEDEC standard. I'm partial to it, because of painful memories of Rambus versus JEDEC.
     
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...