Huddy says "R600"

Discussion in 'Pre-release GPU Speculation' started by Geo, May 25, 2006.

Thread Status:
Not open for further replies.
  1. Geo

    Geo Mostly Harmless
    Legend

    Joined:
    Apr 22, 2002
    Messages:
    9,116
    Likes Received:
    215
    Location:
    Uffda-land
    So 750/1.8 would be roughly balanced, so long as current TMU is actually BW-limited and not unit-limited?
     
  2. Kombatant

    Regular

    Joined:
    May 29, 2003
    Messages:
    639
    Likes Received:
    19
    Location:
    Milton Keynes, UK
    On a bit unrelated note, is it me or some people see the R600 like the second coming of Christ or something? :)
     
  3. Geo

    Geo Mostly Harmless
    Legend

    Joined:
    Apr 22, 2002
    Messages:
    9,116
    Likes Received:
    215
    Location:
    Uffda-land
    R400 hangover. :lol: Tho the comparison is interesting, given that --Christ is a bit late too based on the original thinking of when he'd return. :lol:
     
  4. PeterAce

    Regular

    Joined:
    Sep 15, 2003
    Messages:
    490
    Likes Received:
    10
    Location:
    UK, Bedfordshire
    After re-reading the interview it very clear that number of ROPs will prob not increase.

    So the question turns to will the current 1:1 TEX to ROP ratio change? 32 TEX with 16 ROPs seems very unbalanced, but maybe 24 TEX. Still 16 TEX doesn't seem to bad.

    Reguarding ALUs than R580 was designed to perform well on titles for the comming year (higher ALU to TEX ratios).

    R600 will be also in that period so the question becomes will R600 increase the ALU to TEX ratios again to higher than 3:1. Maybe only the high-end refreshes will alter the ratio?

    ATI's design route of high numbers of threads seams to match well the increase in ALUs as this helps hide the texture fetch latency.
     
    #124 PeterAce, May 30, 2006
    Last edited by a moderator: May 30, 2006
  5. Rys

    Rys Graphics @ AMD
    Moderator Veteran Alpha

    Joined:
    Oct 9, 2003
    Messages:
    4,182
    Likes Received:
    1,579
    Location:
    Beyond3D HQ
    I'd definitely lean towards four arbiter/sequencer logic blocks for the first R600-series chip (and I'm not convinced the first chip is actually called R600), controlled by three command queues and 4:1 shader:tex ratio (and 16 ROPs).
     
  6. Geo

    Geo Mostly Harmless
    Legend

    Joined:
    Apr 22, 2002
    Messages:
    9,116
    Likes Received:
    215
    Location:
    Uffda-land
    Arrgh! :sad: Somebody poke Huddy and tell him to clean up his mess! :lol: Xbit isn't responding for me, or I'd provide the supposed quote from Huddy that sounds very much like "a" chip, and not a family.
     
  7. Kombatant

    Regular

    Joined:
    May 29, 2003
    Messages:
    639
    Likes Received:
    19
    Location:
    Milton Keynes, UK
    I wonder where you got that idea... :lol:
     
  8. Rys

    Rys Graphics @ AMD
    Moderator Veteran Alpha

    Joined:
    Oct 9, 2003
    Messages:
    4,182
    Likes Received:
    1,579
    Location:
    Beyond3D HQ
    My backside, as always :lol:
     
  9. ERK

    ERK
    Regular

    Joined:
    Mar 31, 2004
    Messages:
    287
    Likes Received:
    10
    Location:
    SoCal
    I sense an inside joke...:|

    4:1 ratio...fine. 16 ROPs...fine. Four arbiter/sequencer with three command queues...??? (Might help if if knew the difference between a arbiter/sequencer and a command queue.)

    Seriously tempted to say: "You're just making stuff up." :)

    *sigh* I betray my own ingorance.

    ERK
     
  10. Geo

    Geo Mostly Harmless
    Legend

    Joined:
    Apr 22, 2002
    Messages:
    9,116
    Likes Received:
    215
    Location:
    Uffda-land
    Hmm. That third command queue is interesting. PS, VS, texturing? The third has to be textures or GS, I'm guessing. . . tho I've been putting GS with VS.

    Edit: Otoh, I don't think Xenos has a texture command queue, so that would suggest GS is more likely.
     
  11. Rys

    Rys Graphics @ AMD
    Moderator Veteran Alpha

    Joined:
    Oct 9, 2003
    Messages:
    4,182
    Likes Received:
    1,579
    Location:
    Beyond3D HQ
    It's the basic makeup of Xenos, really. A command queue for each thread type, then arbiters/sequencers to decide what's run and when, and in what order, then the shader arrays and texture units to service those requests, ROPs to output.

    It's basically me saying there's a GS queue and the chip is wider than Xenos, and you take it from there.

    Read Wavey's Xenos piece to get the goodies.
     
  12. Dave Baumann

    Dave Baumann Gamerscore Wh...
    Moderator Legend

    Joined:
    Jan 29, 2002
    Messages:
    14,090
    Likes Received:
    694
    Location:
    O Canada!
    Texturing is just an instruction within a shader program, so any texture ops would exist within the programs scheduled to execute in one of the reservation stations.
     
  13. ERK

    ERK
    Regular

    Joined:
    Mar 31, 2004
    Messages:
    287
    Likes Received:
    10
    Location:
    SoCal
    Thanks, Rys,

    You know I've read the Xenos article a couple of times, but there's so much information in there it's easy to forget a lot.

    ERK
     
  14. Arty

    Arty KEPLER
    Veteran

    Joined:
    Jun 16, 2005
    Messages:
    1,906
    Likes Received:
    55
    Sorry for going on tangent with the kind of discussion going on here but Fuad is back with piece and this on on R600. Supposedly R600 is the first cable-less crossfire chip even though RV560/RV570 with the same functionality are being released first.
     
  15. KimB

    Legend

    Joined:
    May 28, 2002
    Messages:
    12,928
    Likes Received:
    230
    Location:
    Seattle, WA
    Well, it would be interesting if they went with another line of communication between the cards, like nVidia has. Having no cable only works well with lower-end designs where bandwidth between the cards isn't such a huge concern. Anyway, just like most of what Fuad spews, I'm sure it's got no credibility at all.
     
  16. EasyRaider

    Regular

    Joined:
    Oct 1, 2002
    Messages:
    431
    Likes Received:
    2
    Location:
    Norway
    Samsung announced 1.6 GHz GDDR4 in February. I got the impression the chips could be delivered in sufficient quantity for high-end this year.

    For a R580 update this summer, I would expect 1 - 1.2 GHz.
     
  17. Dave Baumann

    Dave Baumann Gamerscore Wh...
    Moderator Legend

    Joined:
    Jan 29, 2002
    Messages:
    14,090
    Likes Received:
    694
    Location:
    O Canada!
    Its not talking about about communication via the bus.
     
  18. nAo

    nAo Nutella Nutellae
    Veteran

    Joined:
    Feb 6, 2002
    Messages:
    4,400
    Likes Received:
    440
    Location:
    San Francisco
    no cable, no bus...wireless? :) (kidding)
     
  19. Kombatant

    Regular

    Joined:
    May 29, 2003
    Messages:
    639
    Likes Received:
    19
    Location:
    Milton Keynes, UK
    [​IMG]
     
  20. Mintmaster

    Veteran

    Joined:
    Mar 31, 2002
    Messages:
    3,897
    Likes Received:
    87
    Maybe I wasn't clear. I was implying that 32 texture units was my "unreasonable wish", and I'd be happy with 24. You're taking the bigger one and asking for twice the ROPs and 4 times the z units.

    Sure, GDDR4 may give a big bump in BW, but I don't think ROP's are much of a limitation. 16 ROPs at 700MHz means a fullscreen 1600x1200 write in 20 microseconds, i.e. 1% of rendering time at 60fps.
     
Loading...
Thread Status:
Not open for further replies.

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...