AMD Vega 10, Vega 11, Vega 12 and Vega 20 Rumors and Discussion

Discussion in 'Architecture and Products' started by ToTTenTranz, Sep 20, 2016.

  1. CarstenS

    Veteran Subscriber

    Joined:
    May 31, 2002
    Messages:
    4,875
    Likes Received:
    2,181
    Location:
    Germany
    Isn't that an up-to frequency? Same ballpark as Radeon VII, which is 7nm Vega as well.
     
    pharma likes this.
  2. Leovinus

    Newcomer

    Joined:
    May 31, 2019
    Messages:
    95
    Likes Received:
    35
    Location:
    Sweden
    Drat, forgot that the current Vega APU's are on 14 nm.
     
  3. Kaotik

    Kaotik Drunk Member
    Legend

    Joined:
    Apr 16, 2003
    Messages:
    8,706
    Likes Received:
    2,502
    Location:
    Finland
    The bigger question is what are the other tweaks made to the architecture. They quoted "nearly 60% faster" cores, but clocks explain only 25 of those 60% so there's 35 from something else.
     
  4. CarstenS

    Veteran Subscriber

    Joined:
    May 31, 2002
    Messages:
    4,875
    Likes Received:
    2,181
    Location:
    Germany
    Is there a footnote coming with „nearly 60% faster“? Could be a combination of higher clocks, lower power and vastly (45%) faster memory.
     
    DavidGraham and pharma like this.
  5. Kaotik

    Kaotik Drunk Member
    Legend

    Joined:
    Apr 16, 2003
    Messages:
    8,706
    Likes Received:
    2,502
    Location:
    Finland
    Oh, right, they did mention LPDDR4X
     
  6. Kaotik

    Kaotik Drunk Member
    Legend

    Joined:
    Apr 16, 2003
    Messages:
    8,706
    Likes Received:
    2,502
    Location:
    Finland
    There would be little point doing big ass chip like that into datacenters if it didn't.

    Agreed, so I answered here instead, mods could add Arcturus to the title
     
    Lightman and ToTTenTranz like this.
  7. DmitryKo

    Regular

    Joined:
    Feb 26, 2002
    Messages:
    722
    Likes Received:
    643
    Location:
    55°38′33″ N, 37°28′37″ E
    FYI, Dr. Bradley McCredie, who recently joined AMD as a corporate vice-president, made a presentation at the 2020 Oil and Gas HPC Conference at Rice University and disclosed that future Radeon GPUs will support cache-coherent shared memory.

    https://wccftech.com/amd-next-gen-e...u-accelerator-power-el-capitan-supercomputer/
     
  8. CarstenS

    Veteran Subscriber

    Joined:
    May 31, 2002
    Messages:
    4,875
    Likes Received:
    2,181
    Location:
    Germany
    That was also said in the El Capitan Announcement slides.
     
    pharma and Lightman like this.
  9. Kaotik

    Kaotik Drunk Member
    Legend

    Joined:
    Apr 16, 2003
    Messages:
    8,706
    Likes Received:
    2,502
    Location:
    Finland
    chris1515, Lightman, w0lfram and 2 others like this.
  10. del42sa

    Newcomer

    Joined:
    Jun 29, 2017
    Messages:
    174
    Likes Received:
    93
    https://www.anandtech.com/show/1559...a-dedicated-gpu-architecture-for-data-centers
     
  11. Rootax

    Veteran Newcomer

    Joined:
    Jan 2, 2006
    Messages:
    1,384
    Likes Received:
    765
    Location:
    France
    Are you afraid that this could backfire ? Like, making 2 différents arch in // will stretch RTG ressources too much ?
     
  12. fellix

    fellix Hey, You!
    Veteran

    Joined:
    Dec 4, 2004
    Messages:
    3,503
    Likes Received:
    418
    Location:
    Varna, Bulgaria
    Or actually fit better with the limited R&D resources, preventing the development of complicated all-in-one architecture. :-|
     
    DavidGraham likes this.
  13. DegustatoR

    Veteran

    Joined:
    Mar 12, 2002
    Messages:
    1,457
    Likes Received:
    200
    Location:
    msk.ru/spb.ru
    CDNA is essentially a rebranded GCN for now. I fully expect it to switch to the same RDNA base architecture down the road.
     
    Alexko likes this.
  14. Kaotik

    Kaotik Drunk Member
    Legend

    Joined:
    Apr 16, 2003
    Messages:
    8,706
    Likes Received:
    2,502
    Location:
    Finland
    These days it might be harder to distinguish what is "new architecture", but RDNA is still very much GCN too and it's referred as "GCN 1.5" (and 1.5.1 for Navi+DLops) at least in certain contextes
     
  15. DegustatoR

    Veteran

    Joined:
    Mar 12, 2002
    Messages:
    1,457
    Likes Received:
    200
    Location:
    msk.ru/spb.ru
    RDNA is not GCN, it has a completely different execution pipeline. This pipeline isn't any worse for compute than GCN's so I expect AMD to just switch to RDNA base architecture in some "CDNA2" product, maybe with some HPC specific tweaks as well (fast FP64, cut down ROPs and such).
     
  16. no-X

    Veteran

    Joined:
    May 28, 2005
    Messages:
    2,333
    Likes Received:
    290
    Actually it is worse for compute. Changes implemented in RDNA required a lot of transistors, which have no impact on pure compute performace. Vega 20 offers 1,05 TFLOPS per 1B transistors, Navi 10 offers 0,95 TFLOPS per 1B transistors. Despite Navi's higher clocks and despite Vega's support for wider range of precisions, which cost transistors.
     
    ToTTenTranz likes this.
  17. Kaotik

    Kaotik Drunk Member
    Legend

    Joined:
    Apr 16, 2003
    Messages:
    8,706
    Likes Received:
    2,502
    Location:
    Finland
    Like I said, it's harder to distinguish what's "new architecture" and what not, as so much DNA of the "old architecture" gets always carried over. It still doesn't change the fact that in some contextes RDNA is still referred as GCN.
    Like no-X said, it is worse for compute in terms of transistor budget. CDNA looks to be GCN1.4.x (since it's gfx9xx (908 IIRC)), biggest changes to 1.4.1 (Vega 20) should be removing some graphics related blocks
     
  18. chris1515

    Veteran Regular

    Joined:
    Jul 24, 2005
    Messages:
    4,188
    Likes Received:
    2,905
    Location:
    Barcelona Spain
  19. Qesa

    Joined:
    Feb 23, 2020
    Messages:
    4
    Likes Received:
    6
    There is more to GPGPU performance than simply the number of TFLOPS on the chip. Otherwise terascale would have been the greatest compute architecture known rather than generally incapable of it. Or take a look at nvidia's diverged designs: their compute focused ones have more SRAM and less TFLOPS per area than gaming. Things like larger and higher bandwidth caches or needing fewer waves to occupy a wavefront bring a larger benefit the more sophisticated a shader is and the less coherent its memory access. And rasterisation has very simple shaders and highly coherent access in the grand scheme of massively parallel algorithms
     
    pharma and DegustatoR like this.
Loading...

Share This Page

  • About Us

    Beyond3D has been around for over a decade and prides itself on being the best place on the web for in-depth, technically-driven discussion and analysis of 3D graphics hardware. If you love pixels and transistors, you've come to the right place!

    Beyond3D is proudly published by GPU Tools Ltd.
Loading...