The chip combines an existing RISC (reduced instruction set computing) architecture with a large reconfigurable area of programmable logic called the Instruction Set Extension Fabric, ISEF.
....
Typical tasks, such as performing encryption or digital video processing on blocks of data, can be executed in single clock cycles.
Banta said the chip has demonstrated 300MHz performance, outperforming 2GHz competition.
