Think of the first Pentium - an in-order, superscalar core. The same applies to early UltraSPARCs, Alphas, or even IBM's POWER6 - superscalar, albeit in-order; not VLIW at the same time. But as for VLIW machines, ILP extraction relied on compile time instruction scheduling. Guess some of you...