If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register link above to proceed. To start viewing messages, select the forum that you want to visit from the selection below.
![]() |
|
|
#1651 | ||
|
Senior Member
Join Date: Mar 2008
Posts: 5,156
|
Quote:
Quote:
I read this as allowing for more destructable enviroments also. If you shoot a rocket at a wall the tessellator should be able to deform the wall and remove parts of it that aren't there anymore. ![]() vs ![]() http://www.anandtech.com/video/showdoc.aspx?i=3507&p=8 |
||
|
|
|
|
#1652 |
|
Member
Join Date: Dec 2007
Location: London, England
Posts: 287
|
Its a shame the industry hasn't thrown its weight behind tessellation already considering the architecture we've been seeing since Xbox 360 in 2005.
|
|
|
|
|
#1653 |
|
Senior Member
Join Date: Mar 2008
Posts: 5,156
|
I allways thought that the 360 had a very basic one like the r600. I would also bet that the lack of exclusive engines for the 360 si one of the reasons its gone unused. I think viva pinata is one of the titles that uses the feature and they use it for the grass if i'm nto mistaken
|
|
|
|
|
#1654 |
|
Member
Join Date: Feb 2005
Posts: 836
|
They can but this is a clear case of better to have than have not. Tools, libraries, examples, infrastructure (farms,mo-cap,network,servers,etc), standards, delayed and immediate support paths, etc all need to be addressed. The hardware is only one piece of the puzzle and there is great deal of technology that is just as critically important. This gen was just a sampling of many things that must mature and quickly or there will be a rather nasty price to pay.
__________________
stagnation culminates from complacency |
|
|
|
|
#1655 |
|
Member
Join Date: Feb 2005
Posts: 836
|
It is a tall task when most tool chains aren't close to ready for it and the common skill set of artists and programmers alike does not map well to using it.
__________________
stagnation culminates from complacency |
|
|
|
|
#1656 |
|
Member
Join Date: Dec 2005
Posts: 2,095
|
this happens, every few years
... tesselation ... is gonna happen now ... its the next new big thing ... but every single time it doesnt occur, ppl just are not interested, you would of thought ppl would of learnt from history (oh wait maybe not..) like those cults proclaiming the end of the world
__________________
stalk me on twitter |
|
|
|
|
#1657 | |
|
French frog
Join Date: Jun 2005
Location: France
Posts: 4,263
|
Quote:
The P4 was crushed per cycle per Athlon who got crushed by Intel's core architecture the upcoming nehalem will raise the bar again( likely not by the same amount nor on every workload). I'm just trying to enphasis your "how weak the cores are" Ms needs something cheaper/tinier than what intel or AMD has to offer and with lower power requirements. Xenon is weak in so many in regard to top of the line x86 CPU and can be improved in so many ways that I think that MS/IBM have room to make substantial gains in perfs without breaking their power/die space budget. How much? I think some members may come with proper estimates, by watching at AMD/Intel progress (witch came at a cost) I would say that MS/IBM should aim at an overall 30% improvement per cyle. Overall that wouldn't be a great jump in power but basically really good serial performances as found in the PC realm is likely out of reach of what MS can afford. Maybe MS on top of offloading a lot of calculations to the gpu could consider the use fixed function untis enslaved to the cpu cores to free CPU resources. I think especcially of units handling decompression, maybe network acceleration too. I remember seeing average cpu utilisation for PGR3 and basically more than one core was dedicated to decompression speak about a waste of silicon. Using ~30millions transistors running 3.2GHz to achieve what a dsp would handle faster while being way tinier... not too mention power efficience. Shortly
__________________
What's trying to be a bunch of presentations Sebbbi about virtual texturing Blessed is Leatrix Latency Fix |
|
|
|
|
|
#1658 |
|
Regular
|
Even with state of the art efficiency per transistor per cycle for their superscalar cores this won't stop being true. This is more an argument for spending more area on SPUs/Larrabee than anything else.
|
|
|
|
|
#1659 | |||
|
Member
Join Date: Dec 2007
Location: London, England
Posts: 287
|
Quote:
Quote:
Quote:
|
|||
|
|
|
|
#1660 |
|
Senior Member
Join Date: Mar 2008
Posts: 5,156
|
I'm c orrect in assume that every gpu from ati has this feature in them since the r600 correct ?
Perhaps it be in ati's best intrest to get a small team together and start going to all the diffrent companys and adding the tesselator support to them. It seems to me that the only thing that would change is that instead of using the lod model it would dynamicly create its own best case one on the fly. That may help them alot in current games. Hopefully next gen though with it being better supported in dx11 we get to see alot of it in th next round of consoles |
|
|
|
|
#1661 |
|
Member
Join Date: Nov 2007
Location: DC
Posts: 221
|
I don't think that MS necessarily has to go the Sony route next gen and make a console based on tech from the current gen. While Sony spent billions developing Cell and have to try to milk it for all they can, I think MS has more room to experiment as long as they can maintain backwards compatibility and release before PS4 at a decent price. I'm not sure how it is in Europe now, but here in North America the Xbox has replaced the Playstation as the hardcore gamer's go-to console, and I don't see that changing any time soon. Almost all my gamer friends in highschool and college had PS2s, now only two have a PS3 and almost all of them have 360s and some have more than one. When the next gen comes along, the hardcore crowd that Xbox now has in the pocket will expect great games to keep coming and they will not care or even know if MS went a different route with the hardware and publishers/developers would just have to live with it. That said, as much as I would like to see a Larrabee Xbox it's probably highly unlikely.
|
|
|
|
|
#1662 | |
|
Senior Member
Join Date: Feb 2002
Posts: 2,038
|
Quote:
Correct. |
|
|
|
|
|
#1663 | |||
|
Senior Member
Join Date: Mar 2004
Location: Portugal
Posts: 3,611
|
Quote:
Quote:
Why spend more time and money with a "flawed" CPU , in 2010 any dual core soluction (or a cut down one) would beat it in every single aspect, many of them offering OOE, branch prediction, good latency, power effeciency... Only for very easy BC. Anyway dont take to hard on Xenom in some things it is probably way better tahn PC CPUs (raw fp or dot products) Quote:
Anyway it seems to me that a FUsion design is perfect for a console... |
|||
|
|
|
|
#1664 | |
|
Member
Join Date: Nov 2006
Location: San Antonio, TX
Posts: 931
|
I was reading some articles today and thought for a minute. It seems perfectly logical if indeed Valhalla is in the works, to take the same chip, scale it upwards while shrinking the process and using that as the main CPU in the nextbox. What a clever and cost effective solution that does not sacrifice on anything while providing the needed "umph" next gen. For those that don't know what Valhalla is, it's Xenon and Xenos combined on a single 65nm die for the xbox 360 that indication points towards around a 2011/2012 release (eh what do you know? around the approximal time the next xbox is predicted to hit. What better time to offer a cost reduced... dare I say.... "360 mini?").
Taking Valhalla and scaling it upwards. Perhaps doubling L2, twice the threads, and increased clock speeds, along with minor tweaks and keeping the Xenos portion intact and unchanged. Developer kits can effectivly scale accordinly and the learning curve is just simply carried over from last genertion. Backwards compatibility would not be sacerficed either which to me is the golden egg in all this. though to pull something like this off, I of course imagine them sitting down with IBM and AMD very closely and to perhaps hit 45nm with it as well. Now fitting what we know about Valhalla, I was also hit in the head on this good old thread here at B3D underling this important news link on the very subject by newyork times. Please, just never mind the close proximity architecture thing with Sun and leave that out of this. Quote:
They have the personal, budget, and the right partners to pull this off too. This to me is the project under Microsofts Architecture group.
__________________
ATi Beta Tester AMD Panelist Member |
|
|
|
|
|
#1665 |
|
Senior Member
Join Date: Jun 2008
Posts: 1,806
|
That sounds too logical.
|
|
|
|
|
#1666 | |
|
Friends call me xbd
Join Date: Feb 2005
Posts: 6,309
|
Quote:
On 45nm in theory you could double the size of the chip logic and end up at the die size of just one of the original 360 chips... not bad at first glance perhaps, but there's several variables at play. Beyond any of that also, I do expect there to be an architectural shift for the 720 to reflect the work taking place on MS' DX evolutions - it just makes sense for them to bring that to the console side as it benefits their overall ecosystem. So I would expect modernized, rather than just expanded, graphics hardware in that regard.
__________________
Somebody set up us the bomb. |
|
|
|
|
|
#1667 | |
|
Member
Join Date: Nov 2007
Posts: 995
|
Quote:
Sadly the PC hardware seems to be lagging a bit behind on this department. Even DX11 does not seem to support memexport from the pixel shaders (for tricks like outputting several pixels simulaneously, reusing the blur kernel sampled data, etc). Compute shaders should help a lot (by providing proper random addressable memory input and output). |
|
|
|
|
|
#1668 | |
|
Member
Join Date: Nov 2006
Location: San Antonio, TX
Posts: 931
|
Quote:
As to what you said above, I think a 45nm Valhalla scaled upwards (to what degree?) could maintain thermals to a perfectly acceptable thresh hold.
__________________
ATi Beta Tester AMD Panelist Member |
|
|
|
|
|
#1669 | |
|
Member
Join Date: Feb 2005
Posts: 836
|
Quote:
Carl B has already pointed out why the next CPU/GPU combo is very unlikely to appear on the same die. I would add if you scale up the clocks on Valhalla then you also need to scale up the cooling system for it in addition to fabrication concerns. Cooling is not cheap on the BOM. The Xenon core and the PPE core of Cell need to be dropped into a very deep pit never to return. It is unlikely MS or Sony has much desire to see them return when better cores can be had quite easily from IBM smoothing BC concerns considerably.
__________________
stagnation culminates from complacency Last edited by scificube; 05-Feb-2009 at 00:14. |
|
|
|
|
|
#1670 | |
|
Member
Join Date: Nov 2006
Location: San Antonio, TX
Posts: 931
|
Quote:
Why would Xenos have to compete with the new graphics hardware? Would you not need Xenos to properly support full BC? How easy do you think it can be mapped out on a new graphics arc.? Then again, I'm not keen on the idea of building next gen systems around old hardware, but merely thought of this is possibility. I do believe to a rather good extent that Valhalla is the project or one of the projects in MS's computer Architecture group. Not some iteration of Suns close proximity tech CPU. Also, what kind of better cores are we talking about from IBM? Thanks.
__________________
ATi Beta Tester AMD Panelist Member |
|
|
|
|
|
#1671 | |
|
Senior Member
Join Date: Mar 2004
Location: Portugal
Posts: 3,611
|
Quote:
Anyway if you have to diferent GPUs it will only bring problems on the programing side, add to the cost, create resource problems, add to the heat/power, making bigger... Plus DX10/11 is almost fully compatible it Xenos (MemoExport, or going directly to CPU cache is not), so BC in the GPU side is a easy thing. On the CPU is a bit harder but there is SW soluction for it (even at the 360 released there was one very popular because some seid it would bring BC to 360, dont recal the name...). Xenon could now die a agonizing death for all I care, if they go for a small upgrade, just costumize a already inexpensive X2 or a Pentium C2D meybe even a cut down from Power 7 (a dual or tri core, if cheap enought), BC would be harder but they probably would save money doing the tools for it. PLus some problems will only go worst (eg, latency with faster RAM).
__________________
Last edited by pc999; 05-Feb-2009 at 02:23. |
|
|
|
|
|
#1672 | |
|
Friends call me xbd
Join Date: Feb 2005
Posts: 6,309
|
Quote:
In terms of the CPU, well... we'll see what they do. If it's IBM again then a scaling of the XeCPU or a new branch off a more current architecture with some instructional supports again should leave them just fine on B/C. For PS2 on PS3, the RSX from the Graphics Synthesizer was just too dramatic a break architecturally, so yes they needed that chip in there to make it work out. They put the EE in there at first as well until they could get emulation up to par on Cell, but they did so in fairly short order. Thinking that XBox 720 might be a scaling of the 360 architecture is a fine theory; the Sun architectural stuff I don't buy into in the least anyway, so that one's not even a factor. But for myself, I do think that the hardware will be modernized rather than simply scaled, and if scaled, probably not from a single-chip solution (unless truly truly the next gen becomes one of incrementalism).
__________________
Somebody set up us the bomb. |
|
|
|
|
|
#1673 | |
|
Member
Join Date: Feb 2005
Posts: 836
|
Quote:
Keeping the CPU and GPU seperate is likely to offer better yields and more flexibility in taking advantage of fabrication advancements during the generation. Any D3D 11 GPU will be able cover Xenos's feature set in 2012 barring a few eccentricities here and there. If D3D 12 is an option then emulating Xenos will only be that much easier. BC should be much easier to implement for MS and Sony alike without any need to place the previous generations chips on the BOM.
__________________
stagnation culminates from complacency Last edited by scificube; 05-Feb-2009 at 04:36. |
|
|
|
|
|
#1674 | ||
|
Member
Join Date: Nov 2006
Location: San Antonio, TX
Posts: 931
|
Quote:
Quote:
__________________
ATi Beta Tester AMD Panelist Member |
||
|
|
|
|
#1675 | |
|
rwaaaraararagh
Join Date: Feb 2004
Location: beaver
Posts: 14,057
|
Quote:
a) Would there be much sense in taking VMX128 any further b) Considering the closed-system development environment, what might be an optimal setup for cache hierarchy (considering L2 size or scope of L2 or existence of L3). I was thinking along the lines of how L2 is different between Core 2 and Nehalem i.e. L2 is large and shared in Core 2, but small and per core in Nehalem. I suppose it is a question of how large is too large to be fast enough... Does a higher level cache for the SPE's make any sense?
__________________
|
|
|
|
![]() |
| Thread Tools | |
| Display Modes | |
|
|