If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register link above to proceed. To start viewing messages, select the forum that you want to visit from the selection below.
![]() |
|
|
#9626 | |
|
Junior Member
Join Date: Nov 2011
Location: England
Posts: 84
|
Quote:
What would be the minimum you would expect spec wise from next gen? |
|
|
|
|
|
#9627 | |
|
Member
Join Date: Jun 2008
Posts: 335
|
Quote:
|
|
|
|
|
|
#9628 | |
|
Naughty Boy!
Join Date: Jul 2005
Location: Tampa, FL
Posts: 4,656
|
Quote:
That's why I'm figuring ~300mm2 as the baseline to expect for a gpu as it will not just be a dedicated graphics engine, but will be a gpgpu. Taking a bit of the die budget away from the CPU and shifting it toward the GPU. With that said, ~100mm2 is what I'm expecting of the CPU. Roughly double the size of current Cell/Xenos at 28nm.
__________________
"...the first five million are going to buy it, whatever it is, even if it didn't have games." "I don't think we're arrogant" ...it seems laughable, laughable I tell you, that early 2012 technology that is under the 2005 budgets for the consoles cannot fit into a next gen box. - Acert93 |
|
|
|
|
|
#9629 |
|
Junior Member
Join Date: Nov 2011
Location: England
Posts: 84
|
So TheChefO, you think around ~400mm2 total @28nm. I think around ~250-300mm2.(If Ninjaprime's figures are correct on the CPU
They will probably end up somewhere in the middle. Now we wait for some proper leaks. |
|
|
|
|
#9630 | |
|
Ohio frog
Join Date: Jun 2005
Location: Ohio, USA
Posts: 4,172
|
Quote:
At this stage I'll be happy with the x6 statements turns out true. I'm still thinking of the possibility of a set-up like AMD "dual graphic" especially after digging more about LLano more precisely about how power varies in regard to variations of GPU and CPU clock speed and the number of SIMD. I'm lacking knowledge: I don't know if disable SIMD array still leak and I still lack data: I should search the web more for serious measurement of llano power consumption with CPU,GPU overclock down clock but I start to build an answer to why it could make sense (not that MS did that but in "theory") to go with an APU+GPU. The answer could be simply that "you can" on the A8-3850 and the A6-3650 running the GPU on top of the CPU at full load cost you only 16/17Watts so ~114% of the system power consumption with the gpu idle (hardware.fr data by the way). EDIT Also taking in account the akin hd6670 and the time it may take to put together a proper APU/SoC it's likely that MS would want the SOC GPU and the discrete SOC to share the same architecture (VLIW%, southern island derivative, etc.).
__________________
What's trying to be a bunch of presentations PS360 youtube channel Sebbbi about virtual texturing Tuned EADGCF and liking it :) Last edited by liolio; 05-Feb-2012 at 18:34. |
|
|
|
|
|
#9631 |
|
Junior Member
|
Saw this debate from the GAF thread, good to see this is being discussed here! Here's a question for you guys. Do you think the nextbox and playstation will use GDDR5 or will they stay with GDDR3?
|
|
|
|
|
#9632 | |
|
Member
Join Date: Jul 2005
Location: Austin, Tx
Posts: 409
|
Quote:
I don't think that this would be an efficient implementation, but I guess it's a possibility. |
|
|
|
|
|
#9633 | |
|
Ohio frog
Join Date: Jun 2005
Location: Ohio, USA
Posts: 4,172
|
Quote:
For ram GDDR3 won't happen. It's either ddr3+ edram or gddr5 with low odds cor something rambus based.
__________________
What's trying to be a bunch of presentations PS360 youtube channel Sebbbi about virtual texturing Tuned EADGCF and liking it :) |
|
|
|
|
|
#9634 |
|
Specious Misanthrope
Join Date: May 2003
Location: Treading Water
Posts: 7,457
|
DDR4 could be a possibility, I believe Samsung started sampling last year.
|
|
|
|
|
#9635 | |
|
Ohio frog
Join Date: Jun 2005
Location: Ohio, USA
Posts: 4,172
|
Quote:
There were rumors about MS going that route as well as announcement to be made by the CES, so far it's been proved BS. I think that the second GPU could indeed get merged down the road but it has implication on the memory organization. IF the second GPU has it own ram and most likely is connected to it by 128 bits bus once the whole stuff put together the resulting chip will have to accommodate for two 128 bits bus which has strong impact on the chip minimal size. Some pages ago I considered that both the SoC and GPU could be on the same as xenos and its daughter die and connected with a high bandwidth link. Problem is I don't know what kind of bandwidth can be achieved at reasonable cost Case 1. We might want something like 64GB/s ie as much as the HD6670 is provided with if the second gpu is completed (ie ROPs are on chips). Case 2. If in the end the second GPU is incomplete akin to Xenos and all the ROPS are on the SoC die I don't know how much bandwidth would be needed to make things workable. I fished for information about it earlier and so far I got answer. FYI I though that the bandwidth requirement would grow with the number render targers, their resolution, and the precision used for colors. I tried to think more about it and here is my "thinking flow": If Ms sticks in face of enthusiasts and most likely marketing division to 720P rendering a 32GB/s or a bit more link as in nowadays xbox is obviously doable. Actually if you need less than 32GB/s and that the bus in the 360 was oversized to take in account the possibly bursty nature of the comunication between shader cores and ROPs that would be a good news (one should not forget either about the communication with the Main RAM). As it is the link in the 360 allow to write to move ~1GB of data per frame (at 33ms a frame) that's a lot more than a handfew of Render target and any sane resolution. Basically you are hold back by the bandwidth to the main RAM (22GB/s). There are also games that rendered at 1080P on the 360 and the 32 GB/s has not been raised as a concerned as far as I remember. So at this stage and without insiders giving me clue I start to build the conviction that one may not need that much bandwidth between the shader cores and the ROPs. In the 360 that bandwidth was also need to move the your render target to the main RAM. If in a hypothetical system the ROPs are on the SoC and render straight into the main RAM bandwidth requirement would be somehow lowered. In our hypotherical system the link would also be the only way for the GPU to access any kind of data (/texture) so we have to account for that, in the 360 Xenos had only 22GB/s to do so (shared with the CPU). For ref a pci Express x16 link provide up to 32GB/s To make a long (and iffy) story short I believe that it would be achievable to have a functional second GPU as long as all the ROPs are on the SoC. I can't see MS shipping being basically a x cores SMP CPUs + a HD 6670. Trying to make sense out of what we heard so far I could see a well design dual graphics solution surprise buy its performances and its silicon footprint. I will give another try at what could be a really cheap system to produce and would do in fact pretty well as far as performances as concerned (and obviously giving more credibility than needed to all this early talks, but if we learn more I'll try to make sense out of it as anybody else). SoC 6 tiny and power efficient IO cpu cores 2 or 4 way SMT. Close parent to XENON and POWER A2. 6 SIMD arrays so 96 VLIW5 units or 480 SP (as the hd 6670) 64 Z/Stencil ROP Units & 8 Color ROP Units (twice the hd 6670 so close to the hd 5770) 128-bit GDDR5 memory interface 1200MHz gddr5 => same bandwidth as hd 5770/6770 parts. UVD3 engine @ 32nm GPU 2 "ROP-less" hd 6670, no UVD3 @ 28nm I won't cone with FLOPS figures or clock speed as it's not reasonable, we've seen that AMD lately use pretty high tensions to make sure all their parts function properly. It could be even worse for a console manufacturers as bad chips have no possible use. The good news for quiet some parts (llano or hd 6670 6570) the difference in GPU clock speed have marginal impact on power consumption. On llano the main offender to power consumption seems to be the CPU cores clock speed, so manufacturers may have more room to play than AMD in the part that interest us the most ie GPU perfs I believe that the silicon foott print for such a system would be really low, south of 200mm2 for the SOC, around the size of nowadays daughter die for the second GPU. A summup of the system could be, 6 cores, 960 SP which would sound more sane to a lot of members here. Then it's a matter of clock speed especially the CPU clock speed to make things fit under a single radiator.
__________________
What's trying to be a bunch of presentations PS360 youtube channel Sebbbi about virtual texturing Tuned EADGCF and liking it :) |
|
|
|
|
|
#9636 |
|
Member
Join Date: Sep 2002
Location: USA, CA
Posts: 831
|
I wonder if AMD warming up for ARM based designs is due to a console deal?
|
|
|
|
|
#9637 |
|
Ohio frog
Join Date: Jun 2005
Location: Ohio, USA
Posts: 4,172
|
Hum looking at how console are a tiny part of the whole picture the answer is no.
__________________
What's trying to be a bunch of presentations PS360 youtube channel Sebbbi about virtual texturing Tuned EADGCF and liking it :) |
|
|
|
|
#9638 | |
|
Junior Member
Join Date: Dec 2011
Posts: 55
|
Quote:
A six core ARMv8 64 bit MS/AMD custom chip integrated with a high performance AMD GPU in the HSA architecture is the sexiest console design imaginable. The low power ARM cores would allow the power to go the GPU where it will count the most while keeping the CPU allocation of the TDP low. MS could then turn around and not only run Windows 8, and Windows Phone apps on it, but could reuse the entire IP for other Windows devices. Given how low performance the PPC GuTS core of XCPU is, emulation of it on the ARMv8 might not be that much of a stretch, while the altivec could be emulated on the GPU. Do it, MS. |
|
|
|
|
|
#9639 |
|
Senior Member
Join Date: Mar 2003
Posts: 2,391
|
How are you going to emulate altivec on the GPU with incurring a terrible latency penalty?
|
|
|
|
|
#9640 | |
|
Member
Join Date: Jul 2005
Location: Austin, Tx
Posts: 409
|
Quote:
I don't think a console manufacturer would want to be limited to one manufacturer. I think you need to be able to move you design between fabs (GF, TSMC, Chartered, IBM, etc) as prices and market demand fluctuates. But other than that, I don't see a problem with an ARM based CPU provided it can achieve performance equal to a PPC CPU. |
|
|
|
|
|
#9641 | |
|
Senior Member
Join Date: Jul 2008
Posts: 2,146
|
Quote:
And why are you assuming an ARM CPU at console TDP levels (+20W?) will perform better than an AMD/Intel/IBM CPU at the same TDP levels? This myth that ARM will undoubtedly do better than x86/PowerPC at their own game should disappear, at least until there are actually 64bit ARMv8 chips out there. |
|
|
|
|
|
#9642 |
|
Senior Member
|
Another thing people don't seem to realize is that moving from 32 to 64bits won't change performance at all on it's own. With x86 we got the performance from increased register counts combined with greatly improved architecture (K8). For the ARM to get any performance increase it has to come from other improvements, not just from being able to work on 64bit integers in GP registers.
|
|
|
|
|
#9643 | ||
|
Junior Member
Join Date: Dec 2011
Posts: 55
|
Quote:
I don't know if things are at the point that the compute clusters on the GPU can start taking over tasks that would have been handled by a powerful CPU in a more traditional design (and handle them more efficiently). That is the question. Quote:
If you incorporate a discrete X86/PPC that is $60 of the b.o.m (throwing a number out) and takes 50 to 60 watts of the TDP that all comes out of the cost and resource budget remaining for the discrete GPU and RAM. If a GPGPU processing model like HSA is possible in time for the next-gen then the lite CPU cores will actually be the way to go, which is what makes ARMv8 and ideal candidate. If MS doesn't try it, I hope Sony comes up with a tight, integrated GPGPU, SoC based design for PS4. They may end up being close to MS in performance, but beating it in other factors like cost and form factor/size. |
||
|
|
|
|
#9644 |
|
Specious Misanthrope
Join Date: May 2003
Location: Treading Water
Posts: 7,457
|
You say you aren't... then outright state that you are assuming that the ARM is better perf/watt.
|
|
|
|
|
#9645 | ||
|
Junior Member
Join Date: Dec 2011
Posts: 55
|
Quote:
a discrete ARM CPU is less powerful and lower perf/watt than a discete PPC and X86, okay... The overall solution (see the difference), using ARM instead of PPC/X86, in a GPGPU console solution where the CPU and GPU are tightly integrated (and the GPU is taking more of the load), like in HSA, you get the better perf/watt. Another way to state it is this, I propose that.. A discrete X86/PPC CPU + discrete GPU will be lower perf/watt (in a console with an approx 250watt TDP and $400 retail price) than... an integrated ARM CPU + GPU in an HSA GPGPU solution. This is what I'm referring to when I'm talking about HSA (the next step in CPU-GPU integration), btw: http://www.bit-tech.net/news/hardwar...roadmap-2013/1 Quote:
The ARM, AMD, MS trifecta may very well factor in the next Xbox. Some early signs point to that direction, though I don't think it is viable for a 2013 release. |
||
|
|
|
|
#9646 | |
|
Senior Member
Join Date: Feb 2006
Posts: 1,821
|
Quote:
Using ddr4 would mean trading speed for larger size. If paired with a framebuffer in edram I think it could be a possible solution. |
|
|
|
|
|
#9647 | ||
|
Specious Misanthrope
Join Date: May 2003
Location: Treading Water
Posts: 7,457
|
Quote:
Quote:
|
||
|
|
|
|
#9648 |
|
Member
Join Date: Jan 2012
Posts: 734
|
I thought there was a roadmap for gddr5 to be fully differential, doubling the bandwidth per pin? Is this a reality yet?
|
|
|
|
|
#9649 | |
|
Member
Join Date: Aug 2011
Posts: 366
|
Quote:
ARMv8 cpu's should be easier to make fast than older ARM architectures. However, at this point it's unclear how much of the simplification translates into actual usable benefit, given that the actual CPUs will also implement ARMv7 and Thumb-2. |
|
|
|
|
|
#9650 |
|
Senior Member
|
|
|
|
![]() |
| Thread Tools | |
| Display Modes | |
|
|