If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register link above to proceed. To start viewing messages, select the forum that you want to visit from the selection below.
![]() |
|
|
#1 | |
|
Senior Member
Join Date: Jun 2004
Posts: 1,908
|
Quote:
WGF 2.0? PS3's RSX? Or would CELL's SPU's be capable? |
|
|
|
|
|
|
#2 |
|
Nutella Nutellae
Join Date: Feb 2002
Location: San Francisco
Posts: 4,297
|
Henry Moreton has filed with NVidia a lot of patents regarding various hw tesselators architectures, I believe there are even more recent patents from him on UPSTO database.
|
|
|
|
|
|
#3 |
|
Member
Join Date: Feb 2002
Posts: 409
|
geometry shader ?
|
|
|
|
|
|
#4 |
|
|
__________________
Version of Majic12 |
|
|
|
|
|
#5 |
|
Nutella Nutellae
Join Date: Feb 2002
Location: San Francisco
Posts: 4,297
|
|
|
|
|
|
|
#6 | |
|
Senior Member
Join Date: Jun 2004
Posts: 1,908
|
Quote:
HENRY MORETON Interestingly, this particular patent has Mori et al from a Toshiba GPU patent cited as a reference. Remember this patent? http://www.beyond3d.com/forum/viewtopic.php?t=15986 Shhhh....it mentions the *R* word! :P |
|
|
|
|
|
|
#7 | |
|
Artist formely known as Vysez
Join Date: Mar 2004
Location: Paris, France
Posts: 3,899
|
Quote:
Keep off crack, dude.
__________________
- Power corrupts and absolute power is kinda neat. - If at first you don't succeed, put it out for beta test. --Internets |
|
|
|
|
|
|
#8 | ||
|
Member
Join Date: May 2004
Posts: 356
|
Quote:
I was thinking about this whole GPU issue with Sony, Toshiba, and Nvidia. About whether someone got shafted out of the GPU deal or if the GPU was a last minute add in. However, I think it is probable that instead of wasted time spent that whatever work was done initially could be transfered over to the RSX (specially the good parts of the Toshiba GPU/Compatible with RSX). I can see that Sony had a goal it wanted to meet with the GPU and the Nvidia deal satisified those goals. (Add to it the patents each company advanced without any useage would be a waste.) |
||
|
|
|
|
|
#9 |
|
Member
Join Date: Feb 2005
Posts: 109
|
WGF 2.0 compliance patents it seems for future technologies that they will need to incorporate for their future products (NV6x+ GPU series) so they will be WGF 2.0 compliant for the upcoming Windows platform. Basically part of WGF 2.0 compliance is the GPU needs to be able to CREATE geometry. Certain technologies was built into the CPUs in the XBox360 to make the machine WGF 2.0 compliant even though the GPU is not. The Cell CPU, while it is able to create geometry... it is not able to do it in the method as described in WGF 2.0 compliance or the method's required for the extensive use as employed with the procedural synthesis. The ability to create geometry must be implemented in HARDWARE... not software for WGF 2.0 compliance.
Long story short this is for future nVidia products (NV6x+) not the NV50 series or the RSX which is suppost to be based on that technology. Can't say the R520 from ATI will be WGF 2.0 compliant either... same boat as nVidia, though with the inside track as they are cooperating with Microsoft may give them an inside line on WGF 2.0... regardless I don't expect that until the R6xx series GPUs from ATI. The GameMaster... |
|
|
|
|
|
#10 |
|
Friends call me xbd
Join Date: Feb 2005
Posts: 6,293
|
There's absolutely no way the R520 will be compliant - the WGF2.0 standard hasn't even been finalized yet. Add to that that it's already been claimed to be a DX9.0c/1.0++ part and well there ya go. It would be stupid for the graphics makers to release a WGF2.0 compliant part this year, even if they were ready to do so, as it would deprive them of a possible forced upgrade cycle next year or in 2007 when Longhorn will bring the standard into being.
__________________
Somebody set up us the bomb. |
|
|
|
|
|
#11 | |
|
Unruly Member
Join Date: Jul 2004
Location: Minato-ku, Tokyo
Posts: 4,705
|
Quote:
|
|
|
|
|
|
|
#12 |
|
Me me me
Join Date: Apr 2002
Posts: 15,348
|
So... errm... in layman's terms, what exactly will this allow?
|
|
|
|
|
|
#13 |
|
Nutella Nutellae
Join Date: Feb 2002
Location: San Francisco
Posts: 4,297
|
They are just citing some patents that share something in commong with their application. Toshiba patent was about a hw REYES implementation, but it was also about a programmable tessellator. I wouldn't look for connections that are not really there.
Moreton work it's not about REYES at all, it's about a number of fixed function processors designed around a number of basic processing steps involved in surfaces tesselation. It might be someway similar to r500 hw tesselator, which is a fixed function hw block AFAIK, but it takes as input a number of parameters that can be generated by a special geometry shader. |
|
|
|
|
|
#14 | ||
|
Senior Member
Join Date: Jun 2004
Posts: 1,908
|
Quote:
Quote:
|
||
|
|
|
|
|
#15 |
|
Member
Join Date: Feb 2002
Location: LA, California
Posts: 825
|
nAo - do you understand exactly what the fixed function blocks in the patent are? It's kind of confusing to me, because AFAICT, they issue instructions to the vector engine to do actual work (and by throttling their instruction or I guess thread issue rate, load balancing is achieved). So... are they in charge of actually creating/destroying vertices, or...?
|
|
|
|
|
|
#16 |
|
|
__________________
Version of Majic12 |
|
|
|
|
|
#17 | ||
|
Nutella Nutellae
Join Date: Feb 2002
Location: San Francisco
Posts: 4,297
|
Quote:
Each FFE is associated to at least one user-programmable step, it runs shaders (sending commands to the vertex processor), and it assembles/creates primitives generating new vertex indices (new vertices coordinates are store in vertex ram). All the math work is accomplished by the vertex processor and the scheduler decides wich FFE has to serve. In the last embodiment there are 4 FFEs, each FFE is associated with a specific task/program: a single-vertex program, a subdivision program, a mesh program and a general program. For example the subdivision program is splitted in several task, each task runs a subprogram, the associated FFE performs fixed function tasks between each subprogram: Quote:
|
||
|
|
|
|
|
#18 |
|
Senior Member
Join Date: Jun 2004
Posts: 1,908
|
Maybe a vec4 + SFU cluster could act as a geometry/ vertex shader? 8)
|
|
|
|
![]() |
| Thread Tools | |
| Display Modes | |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| NVIDIA Showcases Graphics Technology At E3 | Dave Baumann | Press Releases | 0 | 18-May-2005 14:56 |
| CONFIRMED: PS3 to use "Nvidia-based Graphics processor& | passerby | Console Technology | 700 | 15-Dec-2004 23:29 |
| NVIDIA And Epic Games Showcase Unreal Engine 3 At E3 | Dave Baumann | Press Releases | 0 | 11-May-2004 20:08 |
| A year of nVidia | Quitch | 3D & Semiconductor Industry | 39 | 12-Nov-2003 10:47 |
| NVIDIA Delivers Quadro FX GO700 | Dave Baumann | Press Releases | 0 | 25-Jun-2003 09:28 |