Welcome, Unregistered.

If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register link above to proceed. To start viewing messages, select the forum that you want to visit from the selection below.

Showing results 1 to 25 of 500
Search took 2.91 seconds.
Search: Posts Made By: 3dilettante
Forum: 3D Architectures & Chips 23-Apr-2014, 05:44
Replies: 65
Views: 7,128
Posted By 3dilettante
Perhaps not every team is wholly immune, or maybe...

Perhaps not every team is wholly immune, or maybe the execs above the engineers aren't.
Their stockholders, and their customers' stockholders definitely aren't.
What else are can they say?

At...
Forum: 3D Architectures & Chips 22-Apr-2014, 19:32
Replies: 65
Views: 7,128
Posted By 3dilettante
Did Samsung directly reference the density of...

Did Samsung directly reference the density of TSMC's 20nm?
What if TSMC's 20nm is denser than Samsung's? Lesser scaling from a better starting point can still lead to the same end result.
...
Forum: Console Technology 21-Apr-2014, 22:50
Replies: 49
Views: 1,988
Posted By 3dilettante
The ALU throughput numbers and design description...

The ALU throughput numbers and design description have been definitely clear that there is no additional ALU capacity beyond what is standard for an array of 18 active CUs.

The straightforward...
Forum: Console Technology 21-Apr-2014, 18:23
Replies: 49
Views: 1,988
Posted By 3dilettante
Possibly, this is because Sony went with 8GB of...

Possibly, this is because Sony went with 8GB of RAM.
Which is more valuable, 4 GB of capacity or 16GB/s of bandwidth?



If you are using the coherent bus between the GPU and CPU, there is...
Forum: Console Technology 21-Apr-2014, 17:57
Replies: 49
Views: 1,988
Posted By 3dilettante
Cerny went so far as to say the 14+4 slide was...

Cerny went so far as to say the 14+4 slide was not part of their evangelization, which may mean that one slide was not meant to be universally applicable or that the slide could have miss-stated some...
Forum: 3D Architectures & Chips 21-Apr-2014, 03:41
Replies: 65
Views: 7,128
Posted By 3dilettante
For time to market and ease of transition, both...

For time to market and ease of transition, both Samsung and Globalfoundries (both then and now) were applying 20nm metal layers to a finer transistor geometry.

IBM's path, such as it is, is a...
Forum: 3D Architectures & Chips 21-Apr-2014, 02:08
Replies: 65
Views: 7,128
Posted By 3dilettante
It's more a combination of 14-16nm FinFET and a...

It's more a combination of 14-16nm FinFET and a 20nm back end.

However, the overriding lesson of the last 2-3 nodes is that the marketing department is a more significant factor in the number...
Forum: 3D & Semiconductor Industry 18-Apr-2014, 20:22
Replies: 5
Views: 543
Posted By 3dilettante
SOI deals with whether there is a layer of...

SOI deals with whether there is a layer of silicon dioxide below the surface of the wafer that separates it from the bulk of the crystal.
Bulk, is when the active transistor layer doesn't have an...
Forum: Console Technology 17-Apr-2014, 18:25
Replies: 395
Views: 39,308
Posted By 3dilettante
Why stop at 50%? The claim for bringing over...

Why stop at 50%?
The claim for bringing over DX12 was 100%.
Forum: 3D Architectures & Chips 16-Apr-2014, 07:20
Replies: 2,395
Views: 297,020
Posted By 3dilettante
There's a possible future where the answer to...

There's a possible future where the answer to both parts of that question is yes.
The hardware could roll out eventually across the stack so long as AMD keeps going back to the same IP well, and not...
Forum: 3D Technology & Algorithms 14-Apr-2014, 21:04
Replies: 19
Views: 1,929
Posted By 3dilettante
Adding execution ports increases complexity for...

Adding execution ports increases complexity for scheduling and instruction issue. The scheduling logic needs to be able to send out as many operations per clock simultaneously as there are ports.
A...
Forum: 3D Architectures & Chips 10-Apr-2014, 19:57
Replies: 65
Views: 7,128
Posted By 3dilettante
Hawaii 128KB per MC -> 8 x 128KB = 1MB L2 What...

Hawaii 128KB per MC -> 8 x 128KB = 1MB L2
What is the evidence of a change to the L2, aside from the L2 happening to be on the same marketing slide as ROPs?


Current APUs actually maintain the...
Forum: 3D Architectures & Chips 10-Apr-2014, 17:50
Replies: 65
Views: 7,128
Posted By 3dilettante
Can you clarify? Tahiti has 768 KB of L2, 6...

Can you clarify?
Tahiti has 768 KB of L2, 6 memory controllers, and 32 ROPs.
Hawaii has 1 MB of L2, 8 memory controllers, and 64 ROPs.
Forum: General Discussion 09-Apr-2014, 23:03
Replies: 22
Views: 948
Posted By 3dilettante
I know it worked in the end, but I still think...

I know it worked in the end, but I still think you're doing it wrong.

Congratulations.
Forum: Console Technology 09-Apr-2014, 22:08
Replies: 46
Views: 2,862
Posted By 3dilettante
It's not just inherently serial code, there's...

It's not just inherently serial code, there's also dynamic and run-time behaviors that can be intractable for compile-time analysis, or become uneconomical because extra bookkeeping and code bloat...
Forum: Console Technology 09-Apr-2014, 21:34
Replies: 46
Views: 2,862
Posted By 3dilettante
The Xenon and PPE cores were focused on being...

The Xenon and PPE cores were focused on being small, clocking high, having low complexity, and providing high vector throughput.
All the things designers use to raise IPC, wider issue, enhancements...
Forum: 3D Architectures & Chips 08-Apr-2014, 21:51
Replies: 2,395
Views: 297,020
Posted By 3dilettante
I haven't run across an update with an...

I haven't run across an update with an explanation yet, but I'm not done reading all the links.
Forum: 3D Hardware, Software & Output Devices 08-Apr-2014, 20:56
Replies: 13
Views: 756
Posted By 3dilettante
The house circuit is 120V/15A, at the low end. ...

The house circuit is 120V/15A, at the low end. Sustained load specifications have a safety margin that cuts into that for loads that last several hours.
Forum: Console Technology 08-Apr-2014, 20:52
Replies: 46
Views: 2,862
Posted By 3dilettante
Microsoft at the very least wanted an OoO core,...

Microsoft at the very least wanted an OoO core, but they didn't have the time to design and validate it.
A cheap, fast to market, and high-clock processor with high vector peak is what IBM was...
Forum: Console Technology 08-Apr-2014, 20:21
Replies: 46
Views: 2,862
Posted By 3dilettante
IPC is not a measure of bandwidth. If a system...

IPC is not a measure of bandwidth. If a system is primarily bandwidth constrained, that restriction would be considered separately, even if it is technically true that the chip will stall if it has...
Forum: 3D Hardware, Software & Output Devices 08-Apr-2014, 17:09
Replies: 13
Views: 756
Posted By 3dilettante
The recommended power ratings in the Anandtech...

The recommended power ratings in the Anandtech review for an apparently popular (relative to this market) dual-card quad-fire setup is a 1500W PSU.
If you pick a random standard household outlet in...
Forum: 3D Architectures & Chips 08-Apr-2014, 16:35
Replies: 2,395
Views: 297,020
Posted By 3dilettante
It looks like the water pump and fan run at a...

It looks like the water pump and fan run at a raised level at idle, so the noise floor is higher at low power.
Coil noise is being commented on. Perhaps AMD's engineers and QA testers all have...
Forum: Console Technology 07-Apr-2014, 23:36
Replies: 46
Views: 2,862
Posted By 3dilettante
Given the order of magnitude or more hit for pure...

Given the order of magnitude or more hit for pure software emulation, that still leaves Jaguar as insufficient.
The straightline speed just isn't there, and code that is contorted to best fit the...
Forum: Console Technology 07-Apr-2014, 22:31
Replies: 46
Views: 2,862
Posted By 3dilettante
IPC in that context is a rough overall average...

IPC in that context is a rough overall average across the range of workloads Xenon ran.
The chip still ran at 3.2 GHz, but in many workloads it spent many cycles stalled or only issuing one...
Forum: 3D Architectures & Chips 07-Apr-2014, 17:42
Replies: 1,639
Views: 230,275
Posted By 3dilettante
Even if a reviewer had an understanding of the...

Even if a reviewer had an understanding of the tech, much of what the driver is going is likely hidden without reverse-engineering some of it.

Some of the biggest gains might come from bug fixing,...
Showing results 1 to 25 of 500

 
Forum Jump

All times are GMT +1. The time now is 08:17.


Powered by vBulletin® Version 3.8.6
Copyright ©2000 - 2014, Jelsoft Enterprises Ltd.