Welcome, Unregistered.

If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register link above to proceed. To start viewing messages, select the forum that you want to visit from the selection below.

Showing results 1 to 25 of 500
Search took 2.18 seconds.
Search: Posts Made By: 3dilettante
Forum: 3D Architectures & Chips 10-Sep-2014, 09:28
Replies: 48
Views: 6,085
Posted By 3dilettante
According to the presentation it can, which is...

According to the presentation it can, which is why it appears to be better.
Forum: 3D Architectures & Chips 10-Sep-2014, 08:08
Replies: 48
Views: 6,085
Posted By 3dilettante
It's a little sparse on detail, but the GPU L3...

It's a little sparse on detail, but the GPU L3 and its system interface leverage virtual memory support and IO virtualization to provide shared virtual memory, which seems similar at a high level to...
Forum: 3D Architectures & Chips 08-Sep-2014, 21:31
Replies: 2,155
Views: 349,888
Posted By 3dilettante
The thing about virtualization is that it's...

The thing about virtualization is that it's implemented in hardware that is non-negotiable as far as x86 CPU cores go and it's not a significant increase in hardware cost. It can be fused on or off...
Forum: 3D Architectures & Chips 08-Sep-2014, 19:59
Replies: 2,155
Views: 349,888
Posted By 3dilettante
It's not impossible to have separate silicon for...

It's not impossible to have separate silicon for bifurcation based on a single metric, in this case DP throughput.
However, if everything else is equal, you will stand a good chance of paying...
Forum: Console Technology 05-Sep-2014, 17:28
Replies: 820
Views: 92,405
Posted By 3dilettante
SRAM doesn't have to be on the same die either,...

SRAM doesn't have to be on the same die either, but a second custom die and an MCM adds complexity and cost to the whole project.
The DF interview indciated that Microsoft wanted a single-chip...
Forum: 3D Architectures & Chips 04-Sep-2014, 16:58
Replies: 160
Views: 18,789
Posted By 3dilettante
The data bus is DDR. It is clocked at twice the...

The data bus is DDR. It is clocked at twice the command clock.
Forum: Console Technology 03-Sep-2014, 19:22
Replies: 131
Views: 15,038
Posted By 3dilettante
The cited image is actually a very interesting...

The cited image is actually a very interesting illustration of the concept by providing a mapping of a GPU's throughput (or rather, one SIMD in the excerpt) where color along the vertical axis...
Forum: 3D & Semiconductor Industry 03-Sep-2014, 18:47
Replies: 9
Views: 880
Posted By 3dilettante
I read that part of the quote, but I was curious...

I read that part of the quote, but I was curious as to whether there was some level of feedback such that the quality of both sides improves as a result.
Forum: 3D & Semiconductor Industry 03-Sep-2014, 18:24
Replies: 9
Views: 880
Posted By 3dilettante
The device description matches Cape Verde. ...

The device description matches Cape Verde.

Is Matrox going to run with the drivers AMD puts out, or will there be some level of codevelopment between their software and AMD's driver?
Alternately,...
Forum: 3D Architectures & Chips 03-Sep-2014, 18:14
Replies: 2,155
Views: 349,888
Posted By 3dilettante
Why not do both? That seems like a win-win.

Why not do both?
That seems like a win-win.
Forum: Console Technology 02-Sep-2014, 23:09
Replies: 651
Views: 91,962
Posted By 3dilettante
It's very difficult to extrapolate from a deeply...

It's very difficult to extrapolate from a deeply power-constrained test what a platform with almost 10x the power budget will do.
The workload is artificial, in that it is purposefully designed to...
Forum: Console Technology 01-Sep-2014, 22:42
Replies: 820
Views: 92,405
Posted By 3dilettante
It's risky to extrapolate from a platform whose...

It's risky to extrapolate from a platform whose TDP is close to 1/10 that of a console. The load performance scenario is likely only a few watts away from what the console APU idles at.

The...
Forum: Console Technology 30-Aug-2014, 08:54
Replies: 820
Views: 92,405
Posted By 3dilettante
I don't have any benchmarks for those. For...

I don't have any benchmarks for those. For either console, it should be closer to 6 cores since the other two appear to be reserved. There aren't exact numbers but Durango was listed as having ~190...
Forum: Console Technology 29-Aug-2014, 19:10
Replies: 820
Views: 92,405
Posted By 3dilettante
The most simplistic way of doing things would be...

The most simplistic way of doing things would be to configure the discrete board with an APU to run as its own system, and treat the CPU at the far end of the non-coherent bus as an IO service...
Forum: Console Technology 29-Aug-2014, 17:00
Replies: 820
Views: 92,405
Posted By 3dilettante
It's a hierarchy of bad things: a less than peak...

It's a hierarchy of bad things: a less than peak high-bandwidth DRAM bus is a better problem to have than getting stuck on a clunky and skinny expansion bus.

The current discrete PC design splits...
Forum: Console Technology 29-Aug-2014, 08:33
Replies: 820
Views: 92,405
Posted By 3dilettante
At a base level, there are physical constraints...

At a base level, there are physical constraints on the behavior of any device, and the DRAM bus and DRAM arrays have very significant restrictions and latencies.
DRAM favors highly linear accesses...
Forum: 3D Architectures & Chips 29-Aug-2014, 05:18
Replies: 160
Views: 18,789
Posted By 3dilettante
You mean 6 Gbps, right? GDDR5 doesn't clock its...

You mean 6 Gbps, right?
GDDR5 doesn't clock its bus to 6GHz. Since it is DDR, the data bus clock is half that.
The upper tiers of DDR4 may eventually bump into the lower range of GDDR5.

High...
Forum: Console Technology 28-Aug-2014, 23:46
Replies: 20
Views: 2,109
Posted By 3dilettante
Most of what has been said by AMD has been more...

Most of what has been said by AMD has been more consistent with K12 being AMD's custom ARM core, with a generally equivalent x86 sibling of undisclosed designation.


There'd be nothing wrong with...
Forum: Console Technology 28-Aug-2014, 23:26
Replies: 820
Views: 92,405
Posted By 3dilettante
I think you mean ESRAM. The smaller die would...

I think you mean ESRAM.
The smaller die would be true as long as nothing else changed about the chip.
Higher yields is a qualified yes, if absolutely nothing else is put in its place. In...
Forum: Console Technology 28-Aug-2014, 23:21
Replies: 820
Views: 92,405
Posted By 3dilettante
Any details on this beyond the noncommittal...

Any details on this beyond the noncommittal answers from Microsoft?


That's one way to look at it.
I prefer that my devs be carefree.


It never did outside of Orbis, although it is alleged...
Forum: 3D Architectures & Chips 28-Aug-2014, 07:00
Replies: 160
Views: 18,789
Posted By 3dilettante
Which part did they pull off? Not an OoO...

Which part did they pull off?
Not an OoO core--referencing Denver, and most probably not a complex CPU core with no errata--referencing everyone.

Barring a crippling flaw that somehow breaks the...
Forum: Console Technology 27-Aug-2014, 18:45
Replies: 651
Views: 91,962
Posted By 3dilettante
I was elaborating that it was slow on the the...

I was elaborating that it was slow on the the consoles because they are architecturally incapable of performing the operations expected of a peer in a coherent cache hierarchy.

If it's a question...
Forum: Console Technology 27-Aug-2014, 16:35
Replies: 651
Views: 91,962
Posted By 3dilettante
Bare-minimum cache hierarchy that statically...

Bare-minimum cache hierarchy that statically links cache L2 slices with physical memory channels.
It's trivially coherent within the GPU, by architecturally disallowing multiple coherent copies....
Forum: 3D Architectures & Chips 27-Aug-2014, 07:33
Replies: 160
Views: 18,789
Posted By 3dilettante
Are you speaking of a double compare and swap? ...

Are you speaking of a double compare and swap?
Is it a double compare and swap of two locations at arbitrary addresses?
Since we are mixing discussion between CPU and GPU, by cache line do you...
Forum: Processor & Chipset Technology 26-Aug-2014, 17:55
Replies: 6
Views: 1,599
Posted By 3dilettante
The base ISA is certainly svelt. As an...

The base ISA is certainly svelt.
As an educational tool, it looks to be useful.

Perhaps it is an argument for old-style RISC simplicity, or maybe a constraint inherent to the claim that it is not...
Showing results 1 to 25 of 500

 
Forum Jump

All times are GMT +1. The time now is 02:45.


Powered by vBulletin® Version 3.8.6
Copyright ©2000 - 2014, Jelsoft Enterprises Ltd.